rs_encorder RS coding fpga implementation, detaile - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Embeded-SCM Develop

VHDL-FPGA-Verilog

Title: rs_encorder

Category:
VHDL-FPGA-Verilog
Tags:
[WORD]
File Size:
4kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
hiyanzy

Description: RS coding fpga implementation, detailed documentation of vhdl can be implemented by hardware.

Downloaders recently: [More information of uploader hiyanzy]

To Search: rs vhdl rs rs vhdl

[RSencoder(Verilog)] - RS coding using the source code in Veril
[VHDLElaborateson100cases.Rar] - VHDL Elaborates on 100 cases. Detailed a
[RS(32to28)encoderanddecoder] - RS (32,28) encoder and decoder VHDL
[RSverilog] - RS-coded Verilog source code, used to sh
[RS(31-19-6)] - reed-solomon decoder. A total of seven p
[rs_encoder] - This code is used for DVB systems channe
[rs_enc] - Verilog code for RS-(255,239) encoder.
[RS_decode] - Implementation of RS encoding and decodi
[RS-decode_base-on-FPGA] - This is a wonderful master rs decode the
[learn_RS_coding] - (127,115) rs encoder/decorder with detai

File list (Check if you may need any files):

rs_encorder.doc

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.