Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ask Download
 Description: Designed to ask a modulator and demodulator, the input clock clk, enter a start signal start, enter the baseband data signal din and the output modulated signal ask
 Downloaders recently: [More information of uploader fengsha4]
 To Search:
  • [spreadspectrumfpga] - A spread spectrum communication modulato
  • [ask] - Communication systems digital signal mod
  • [mms] - (1) The three-digit electronic code lock
  • [bpsk] - FPGA-Based Digital Modulator BPSK, for p
File list (Check if you may need any files):
汤玮18064003\y1.qpf
............\y1.qsf
............\db\y1.db_info
............\..\prev_cmp_y1.tan.qmsg
............\..\y1.map.qmsg
............\..\y1.cmp.rdb
............\..\y1.sld_design_entry.sci
............\..\y1.eco.cdb
............\..\prev_cmp_y1.map.qmsg
............\..\prev_cmp_y1.qmsg
............\..\y1.rtlv_sg.cdb
............\..\y1.cbx.xml
............\..\y1.hif
............\..\y1.hier_info
............\..\y1.rtlv_sg_swap.cdb
............\..\y1.fit.qmsg
............\..\y1.rtlv.hdb
............\..\y1.lpc.txt
............\..\y1.lpc.html
............\..\y1.pre_map.hdb
............\..\y1.lpc.rdb
............\..\y1.pre_map.cdb
............\..\y1.map.logdb
............\..\y1.cmp.logdb
............\..\y1.sgdiff.cdb
............\..\y1.sgdiff.hdb
............\..\y1.sld_design_entry_dsc.sci
............\..\y1.asm.qmsg
............\..\y1.asm_labs.ddb
............\..\y1.map.cdb
............\..\y1.syn_hier_info
............\..\y1.map.hdb
............\..\y1.tan.qmsg
............\..\y1.tis_db_list.ddb
............\..\y1.cmp.cdb
............\..\y1.cmp.hdb
............\..\prev_cmp_y1.sim.qmsg
............\..\y1.cmp.tdb
............\..\y1.sim.qmsg
............\..\y1.sim.cvwf
............\..\y1.sim.rdb
............\..\y1.cmp0.ddb
............\..\y1.tmw_info
............\..\y1.sim.hdb
............\..\y1_global_asgn_op.abo
............\..\y1.cmp.kpt
............\..\y1.eds_overflow
............\..\wed.wsf
............\..\prev_cmp_y1.fit.qmsg
............\..\prev_cmp_y1.asm.qmsg
............\incremental_db\compiled_partitions\y1.root_partition.map.kpt
............\..............\README
............\y1.map.summary
............\y1.pin
............\y1.fit.smsg
............\y1.fit.summary
............\y1.pof
............\y1.tan.summary
............\y1.done
............\y1.vwf
............\y1.vhd.bak
............\y1.vhd
............\y1.map.rpt
............\y1.fit.rpt
............\y1.asm.rpt
............\y1.tan.rpt
............\y1.flow.rpt
............\y1.sim.rpt
............\y1.qws
............\incremental_db\compiled_partitions
............\db
............\incremental_db
汤玮18064003
    

CodeBus www.codebus.net