RS_decoder Reed solomon decoder based on table-loo - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Embeded-SCM Develop

VHDL-FPGA-Verilog

Title: RS_decoder

Category:
VHDL-FPGA-Verilog
Tags:
File Size:
4kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
shahifaqeer

Description: Reed solomon decoder based on table-lookup method VHDL code

Downloaders recently: [More information of uploader shahifaqeer]

To Search: vhdl code for reed solomon decoder vhdl code for lookup table Reed Solomon Decoder reed solomon vhdl reed solomon Reed- Solomon reed solomon code in vhdl Reed-Muller

[RS for Reed Solomon] - RS is the short form for Reed-Solomon wh
[Reed-Solomon-codes] - communications system simulation, Reed-S
[rs] - reed-solomon code procedures, matlab
[RSdecoder] - cpld/fpga RS (204,188) decoder of the Ve
[mult4] - this is the multiplier 4 module for the
[read_solomon] - This project implements a parameterized
[LST_simulation] - Layered Space Time Transmission RCPC enc
[rs_dec_enc_latest.tar] - RS encoder decoder on vhdl
[RS_DesignNote] - Reed-solomon decoder, encoder design not

File list (Check if you may need any files):

dec.vhd
pack.vhd

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.