Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: max Download
 Description: This is a counter above the MAX+ plus simulation map, FPGA-based simulation.
 Downloaders recently: [More information of uploader wangtiangang2]
 To Search: FPGA counter
  • [counter48] - 48 bitt counter for fpga
  • [counter] - FPGA implementation of several counter v
File list (Check if you may need any files): 
max+图
......\counter.acf
......\counter.gdf
......\counter.hif
......\counter.sym
......\tffl.acf
......\tffl.fit
......\tffl.gdf
......\tffl.hif
......\tffl.mmf
......\tffl.ndb
......\tffl.pin
......\tffl.pof
......\tffl.rpt
......\tffl.snf
......\tffl.sym

CodeBus www.codebus.net