Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: hdlc Download
 Description: HDLC protocol controller, implemented with FPGA verilog source code
 Downloaders recently: [More information of uploader spacecraft]
File list (Check if you may need any files):
hdlc\a 0.1 header or the two high-density surface mount connectors.txt
....\HDLC\HDLC协议处理芯片MT8952B.doc
....\....\HDLC控制协议的FPGA设计.doc
....\....\HDLC控制协议的FPGA设计与实现.doc
....\....\HDLC控制协议的FPGA设计与实现.mht
....\....\InfineonCallCenter_SeroccoH.pdf
....\....\msan145.pdf
....\....\msan_122.pdf
....\....\SERH_V12_L1p.pdf
....\....\SEROCCOFAQ.pdf
....\....\Telephony_HDLC_Contr_0204.pdf
....\....\zarlink_MT8952_NOV_05.pdf
....\HDLC controller Overview .txt
....\hdlc_features.txt
....\hdlc_project.pdf
....\HDLC_top.jpg
....\LIBS\hdlc_components_pkg.vhd
....\....\PCK_CRC16_D8.vhd
....\MEM_PKG.VHD
....\rx\flag_detect.vhd
....\..\RxChannel.vhd
....\..\Rxcont.vhd
....\..\Rx_tb.vhd
....\..\WAVE.DO
....\..\Zero_detect.vhd
....\SPMEM.VHD
....\tools_pkg.vhd
....\..p\hdlc.txt
....\...\RxBuff.vhd
....\...\RxBuff.vhd.bak
....\...\RxSync.vhd
....\...\tb\hdlc_tb.vhd
....\...\..\RxTop_tb.vhd
....\...\..\TxTop_tb.vhd
....\...\Tx buffer.txt
....\...\TxFCS.vhd
....\...\TxSync.vhd
....\...\WB_IF.vhd
....\.x\flag_ins.vhd
....\..\Tx Channel test bench.txt
....\..\TxChannel.vhd
....\..\TxCont.txt
....\..\zero_ins.vhd
....\.op\tb
....\HDLC
....\LIBS
....\rx
....\top
....\tx
hdlc
    

CodeBus www.codebus.net