Title:
TheRealizationofAdaptiveArithmeticCoderWithFPGA.ra
Download
Description: This thesis realizes the adaptive arithmetic coding which is not improved with C language，compare with the result of simulation of improved adaptive arithmetic coder and indicates that the output of improved coder is correct．The frequency of clock Call reach up to 50M／s and it Call processes a data in one clock．It uses about 800 CLBs (Configurable logic block)．
File list (Check if you may need any files):
The Realization of Adaptive Arithmetic Coder With FPGA.pdf
