Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: verilogHDL Download
 Description: With the Verilog HDL language to achieve universal asynchronous receiver URAT Device
 Downloaders recently: [More information of uploader chen5135053]
 To Search:
File list (Check if you may need any files): 
通用异步收发装置.doc

CodeBus www.codebus.net