Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: shifter Download
 Description: 8-bit shift device to achieve arithmetic left and right shift, logical shift left shift and cycle around.
 Downloaders recently: [More information of uploader huya19870530]
 To Search:
  • [zuyuankeshe] - Principles of curriculum design computer
  • [multiplier] - The multiplier is 8-bit adder consisting
File list (Check if you may need any files):
shifter\db\wed.wsf
.......\..\shifter.db_info
.......\..\shifter.rpp.qmsg
.......\..\shifter.map.qmsg
.......\..\shifter.fit.qmsg
.......\..\shifter.hif
.......\..\shifter_cmp.qrpt
.......\..\shifter.cbx.xml
.......\..\shifter.asm.qmsg
.......\..\shifter.eco.cdb
.......\..\shifter.hier_info
.......\..\shifter.rtlv_sg_swap.cdb
.......\..\shifter.pre_map.cdb
.......\..\shifter.rtlv_sg.cdb
.......\..\shifter.psp
.......\..\shifter.rtlv.hdb
.......\..\shifter.pre_map.hdb
.......\..\shifter.sgdiff.cdb
.......\..\shifter.sgdiff.hdb
.......\..\shifter.tan.qmsg
.......\..\shifter.syn_hier_info
.......\..\shifter.map.cdb
.......\..\shifter.sld_design_entry_dsc.sci
.......\..\shifter.map.hdb
.......\..\shifter.cmp.cdb
.......\..\shifter.signalprobe.cdb
.......\..\shifter.cmp.tdb
.......\..\shifter.sgate.rvd
.......\..\shifter.cmp.hdb
.......\..\shifter.cmp.rdb
.......\..\shifter.cmp0.ddb
.......\..\shifter.sld_design_entry.sci
.......\shifter.map.rpt
.......\shifter.flow.rpt
.......\shifter.map.summary
.......\shifter.pin
.......\shifter.fit.rpt
.......\shifter.fit.smsg
.......\shifter.fit.summary
.......\shifter.asm.rpt
.......\shifter.tan.summary
.......\shifter.tan.rpt
.......\shifter.done
.......\shifter.qws
.......\shifter.vwf
.......\shifter.sim.rpt
.......\新建 文本文档 (2).txt
.......\shifter.qpf
.......\shifter.qsf
.......\shifter.map.eqn
.......\shifter.fit.eqn
.......\serv_req_info.txt
.......\shifter.vhd
.......\Chain1.cdf
.......\cmp_state.ini
.......\db
shifter
    

CodeBus www.codebus.net