Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DDS Download
 Description: DDS signal generator, the use of VHDL realization of frequency control word in accordance with changes in output signals of different frequencies, the maximum arrival 10MBPS
  • [SIN_fashengqi] - 2006altera race-based soft-core Nios wid
  • [DDS_chinese] - dds Chinese information, starting from t
  • [dds] - Based on VHDL+ FPGA design of the DDS si
  • [DDS] - DDS Principle Introduction (Chinese) DD
  • [7941952NCO_sin] - nco
  • [THS5651_TEST] - THS5651 is a high-speed DA converter, th
  • [DDS] - In Quartus using VHDL procedures for the
  • [dds] - fpga using dds principle, have a sine wa
  • [dds_easy] - DDS direct frequency synthesizer module
  • [DDS] - DDS signal generator schematic, with pro
File list (Check if you may need any files):
DDS
...\ADD.vhd
...\ADDER32.vhd
...\adder32b.bsf
...\adder32b.cmp
...\adder32b.qip
...\adder32b.vhd

...\adder32b_waveforms.html
...\cnt100.bsf
...\cnt100.vhd
...\db
...\..\add_sub_plh.tdf
...\..\altsyncram_6m81.tdf
...\..\altsyncram_8091.tdf
...\..\altsyncram_dt61.tdf
...\..\altsyncram_le91.tdf
...\..\dds.asm.qmsg
...\..\dds.asm_labs.ddb
...\..\dds.cbx.xml
...\..\dds.cmp.bpm
...\..\dds.cmp.cdb
...\..\dds.cmp.ecobp
...\..\dds.cmp.hdb
...\..\dds.cmp.kpt
...\..\dds.cmp.logdb
...\..\dds.cmp.rdb
...\..\dds.cmp.tdb
...\..\dds.cmp0.ddb
...\..\dds.cmp2.ddb
...\..\dds.cmp_merge.kpt
...\..\dds.db_info
...\..\dds.eco.cdb
...\..\dds.eds_overflow
...\..\dds.fit.qmsg
...\..\dds.hier_info
...\..\dds.hif
...\..\dds.map.bpm
...\..\dds.map.cdb
...\..\dds.map.ecobp
...\..\dds.map.hdb
...\..\dds.map.kpt
...\..\dds.map.logdb
...\..\dds.map.qmsg
...\..\dds.map_bb.cdb
...\..\dds.map_bb.hdb
...\..\dds.map_bb.hdbx
...\..\dds.map_bb.logdb
...\..\dds.pre_map.cdb
...\..\dds.pre_map.hdb
...\..\dds.psp
...\..\dds.rtlv.hdb
...\..\dds.rtlv_sg.cdb
...\..\dds.rtlv_sg_swap.cdb
...\..\dds.sgdiff.cdb
...\..\dds.sgdiff.hdb
...\..\dds.sim.cvwf
...\..\dds.sim.hdb
...\..\dds.sim.qmsg
...\..\dds.sim.rdb
...\..\dds.sld_design_entry.sci
...\..\dds.sld_design_entry_dsc.sci
...\..\dds.sta.qmsg
...\..\dds.sta.rdb
...\..\dds.tan.qmsg
...\..\dds.tis_db_list.ddb
...\..\dds.tmw_info
...\..\prev_cmp_dds.asm.qmsg
...\..\prev_cmp_dds.fit.qmsg
...\..\prev_cmp_dds.map.qmsg
...\..\prev_cmp_dds.qmsg
...\..\prev_cmp_dds.sim.qmsg
...\..\prev_cmp_dds.sta.qmsg
...\..\prev_cmp_dds.tan.qmsg
...\..\wed.wsf
...\dds.asm.rpt
...\dds.bdf
...\dds.cdf
...\dds.done
...\dds.dpf
...\dds.fit.rpt
...\dds.fit.smsg
...\dds.fit.summary
...\dds.flow.rpt
...\dds.map.rpt
...\dds.map.summary
...\dds.mif
...\dds.pin
...\dds.pof
...\dds.qpf
...\dds.qsf
...\dds.qws
...\dds.sim.rpt
...\dds.sof
...\dds.sta.rpt
...\dds.sta.summary
...\dds.tan.rpt
...\dds.tan.summary
...\dds.vwf
...\ENTER.bsf
    

CodeBus www.codebus.net