Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: web Download
 Description: Simulation of the recent serial communication network between the communication of more interested in computers, communications usb at the same time the principle of starting for serial communication therefore would like to better understand the mechanism to do some basic research, it has done the design of asynchronous serial communication experiment . After verification QUARTUS obtained the first prize!
 Downloaders recently: [More information of uploader 814235646]
 To Search: VHDL USB USB simulation
File list (Check if you may need any files):
web
...\bianma.bsf
...\bianma.vhd
...\Block2.bdf
...\cmp_state.ini
...\Com.bsf
...\Com.vhd
...\com_receive10.bsf
...\com_receive10.vhd
...\db
...\..\add_sub_4rh.tdf
...\..\add_sub_hsh.tdf
...\..\add_sub_lsh.tdf
...\..\info_test.asm.qmsg
...\..\info_test.cbx.xml
...\..\info_test.cmp.cdb
...\..\info_test.cmp.hdb
...\..\info_test.cmp.kpt
...\..\info_test.cmp.logdb
...\..\info_test.cmp.rdb
...\..\info_test.cmp.tdb
...\..\info_test.cmp0.ddb
...\..\info_test.dbp
...\..\info_test.db_info
...\..\info_test.eco.cdb
...\..\info_test.fit.qmsg
...\..\info_test.fnsim.hdb
...\..\info_test.fnsim.qmsg
...\..\info_test.hier_info
...\..\info_test.hif
...\..\info_test.map.cdb
...\..\info_test.map.hdb
...\..\info_test.map.logdb
...\..\info_test.map.qmsg
...\..\info_test.pre_map.cdb
...\..\info_test.pre_map.hdb
...\..\info_test.psp
...\..\info_test.rtlv.hdb
...\..\info_test.rtlv_sg.cdb
...\..\info_test.rtlv_sg_swap.cdb
...\..\info_test.sgdiff.cdb
...\..\info_test.sgdiff.hdb
...\..\info_test.signalprobe.cdb
...\..\info_test.sim.hdb
...\..\info_test.sim.qmsg
...\..\info_test.sim_ori.vwf
...\..\info_test.sld_design_entry.sci
...\..\info_test.sld_design_entry_dsc.sci
...\..\info_test.syn_hier_info
...\..\info_test.tan.qmsg
...\..\info_test_cmp.qrpt
...\..\mux_3ec.tdf
...\..\wed.zsf
...\huanchong10.bsf
...\huanchong10.vhd
...\huancun.bsf
...\huancun.vhd
...\info_test.asm.rpt
...\info_test.bdf
...\info_test.bsf
...\info_test.cdf
...\info_test.done
...\info_test.dpf
...\info_test.fit.eqn
...\info_test.fit.rpt
...\info_test.fit.smsg
...\info_test.fit.summary
...\info_test.flow.rpt
...\info_test.map.eqn
...\info_test.map.rpt
...\info_test.map.summary
...\info_test.pin
...\info_test.pof
...\info_test.qpf
...\info_test.qsf
...\info_test.qws
...\info_test.sim.rpt
...\info_test.sof
...\info_test.tan.rpt
...\info_test.tan.summary
...\info_test.vwf
...\info_test_assignment_defaults.qdf
...\license.dat
...\Mo1000.bsf
...\Mo1000.vhd
...\Mo10000.bsf
...\Mo10000.vhd
...\rcv.bsf
...\rcv.vhd
...\receive.bdf
...\scrdriver.bsf
...\scrdriver.vhd
...\send.bdf
...\Waveform2.vwf
...\web_1
...\.....\Com.bsf
...\.....\Com.vhd
...\.....\db
...\.....\..\add_sub_4rh.tdf
...\.....\..\add_sub_lsh.tdf
    

CodeBus www.codebus.net