gaojindukuaisuchufa High-precision floating-point

Title: gaojindukuaisuchufa

Category:
VHDL-FPGA-Verilog
Tags:
[WORD]
File Size:
80kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
jiachen

Description: High-precision floating-point division operation, the FPGA based on the realization of floating-point operations, single precision floating point

Downloaders recently: [More information of uploader jiachen]

To Search: floating point division

[FDSJS] - a float calculation subroutine, floats,
[fp] - Classical floating-point operations VHDL
[alu-div] - Quick divider with verilog HDL code is u
[SINECOSINE] - Trigonometric hardware implementation co
[32divider] - 32-bit binary divider 2
[float_source] -
[juzhenqufaqi] - FPGA-based single-precision floating-poi
[HG_chufaqi_clajiafaqi] - VHDL-based-16 bit unsigned divider, CLA
[vhdl] - The pdf in detail the calculation of the
[float_mul_verilog] - Float Point Multiply , im verilog

File list (Check if you may need any files):

在VHDL中实现高精度快速除法.doc

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

About site

CodeBus www.codebus.net