Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: jtd Download
 Description: To complete the tasks in this experiment is to design a simple traffic light controller, traffic lights display box with the experimental traffic lights control module and the seventh of arbitrary code to display the two. Select system clock clock module 1KHz clock, clock called for blinking yellow light 2Hz, and seventh time code display tube for 1Hz pulse, that is diminishing every 1s in time, display time in less than three seconds when the opening direction of the yellow flicker frequency to 2Hz. System used for reset button S1.
 Downloaders recently: [More information of uploader 799755290]
File list (Check if you may need any files):
1Table
Data
WordDocument
[1]CompObj
[5]DocumentSummaryInformation
[5]SummaryInformation
    

CodeBus www.codebus.net