Description: Application of VHDL language design digital systems, a lot of design work can be completed on the computer, thereby reducing system development time and improve efficiency. This article describes an FPGA as the core, a tool for the development of VHDL digital stopwatch, and the source code and simulation results are given.
To Search:
File list (Check if you may need any files):
新建 Microsoft Word 文档.doc
Download