Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 11114 Download
 Description: SECOND WATCH 测试通过
 Downloaders recently: [More information of uploader cleverlolly]
 To Search: lcd1602 VHDL LCD1602
  • [time] - VHDL language stopwatch program includes
  • [TG1602C] - 1602 LCD screen use the instruction manu
  • [FPGA-LCD1602] - FPGA-based LCD1602 display can be modifi
  • [clock] - Using Verilog HDL language multi-functio
  • [1602LCD] - A character display on the VHDL source c
  • [lcd1602] - 1602 through the FPGA to realize the liq
File list (Check if you may need any files): 
11114.asm.rpt
11114.done
11114.fit.rpt
11114.fit.smsg
11114.fit.summary
11114.flow.rpt
11114.map.rpt
11114.map.summary
11114.pin
11114.pof
11114.qpf
11114.qsf
11114.qws
11114.sof
11114.tan.rpt
11114.tan.summary
11114_description.txt
CNT10.vhd

CodeBus www.codebus.net