Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: OpenCorespcicore Download
 Description: realize pci function
 Downloaders recently: [More information of uploader xinxianren999]
  • [or1k[1].tar] - Ah good things, PCI
  • [pci_core_verilog] - PCI-master s nuclear, verilog language,
  • [pci] - PCI agreement documents, including two p
  • [pci144_vhdl] - PCI vhdl for Fpga designer to design PCI
  • [pci20_blz3] - pci card refence design, using powerpcb
  • [PCI-IPcoreor1k[1]] - PCI-ip core, VHDL code, we hope to help
  • [pcicard] - pci debug card of the VHDL source code
  • [pci_core.tar] - pci ip core
  • [FFT] - FFT高速傅立叶变换 VHDL完整源码 文档密码:www.armjishu.co
File list (Check if you may need any files):
OpenCores pci_core
..................\Blocks
..................\......\CVS
..................\......\...\Entries
..................\......\...\Repository
..................\......\...\Root
..................\......\pci_parity.vhd
..................\CVS
..................\...\Entries
..................\...\Repository
..................\...\Root
..................\diagrams
..................\........\CVS
..................\........\...\Entries
..................\........\...\Repository
..................\........\...\Root
..................\........\pci.dia
..................\pci
..................\...\bus_commands.v
..................\...\conf_space
..................\...\..........\conf_space.v
..................\...\..........\CVS
..................\...\..........\...\Entries
..................\...\..........\...\Repository
..................\...\..........\...\Root
..................\...\constants.v
..................\...\CVS
..................\...\...\Entries
..................\...\...\Entries.Log
..................\...\...\Repository
..................\...\...\Root
..................\...\Decoder
..................\...\.......\CVS
..................\...\.......\...\Entries
..................\...\.......\...\Repository
..................\...\.......\...\Root
..................\...\.......\decoder.v
..................\...\.......\defines.v
..................\...\.......\readme.txt
..................\...\.......\tb_decoder.v
..................\...\.......\tb_defines.v
..................\...\delayed_sync
..................\...\............\CVS
..................\...\............\...\Entries
..................\...\............\...\Repository
..................\...\............\...\Root
..................\...\............\delayed_sync.v
..................\...\............\READ_ME.txt
..................\...\docs
..................\...\....\CVS
..................\...\....\...\Entries
..................\...\....\...\Repository
..................\...\....\...\Root
..................\...\....\pci_specification.pdf
..................\...\driver
..................\...\......\CVS
..................\...\......\...\Entries
..................\...\......\...\Repository
..................\...\......\...\Root
..................\...\......\README.txt
..................\...\......\sdram_test
..................\...\......\sdram_test.c
..................\...\......\spartan_drv-2.2.o
..................\...\......\spartan_drv-2.4.o
..................\...\......\spartan_drv.c
..................\...\......\spartan_kint.h
..................\...\FIFOs
..................\...\.....\CVS
..................\...\.....\...\Entries
..................\...\.....\...\Repository
..................\...\.....\...\Root
..................\...\.....\dp_async_ram.v
..................\...\.....\dp_sram.v
..................\...\.....\fifo_control.v
..................\...\.....\pciw_pcir_fifos.v
..................\...\.....\pci_tb.v
..................\...\.....\read_me.pdf
..................\...\.....\wbw_wbr_fifos.v
..................\...\.....\wb_tb.v
..................\...\pci_master32
..................\...\............\CVS
..................\...\............\...\Entries
..................\...\............\...\Repository
..................\...\............\...\Root
..................\...\............\pci_master32_sm.v
..................\...\............\pci_stat.v
..................\...\............\transcript
..................\...\pci_target
..................\...\..........\CVS
..................\...\..........\...\Entries
..................\...\..........\...\Repository
..................\...\..........\...\Root
..................\...\..........\pci_stat.v
..................\...\..........\pci_target32_sm.v
..................\...\wb_master
..................\...\.........\CVS
..................\...\.........\...\Entries
..................\...\.........\...\Repository
..................\...\.........\...\Root
..................\...\.........\wb_master.v
    

CodeBus www.codebus.net