Description: This appendix describes the instruction set architecture (ISA) for the central
processing unit (CPU) in the MIPS IV architecture. The CPU architecture defines
the non-privileged instructions that execute in user mode. It does not define
privileged instructions providing processor control executed by the
implementation-specific System Control Processor. Instructions for the floatingpoint
unit are described in Appendix B.
File list (Check if you may need any files):
mips-iv.pdf
Download