Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: hwitl_sim Download
 Description: This simulation uses a AWGN module to include noise as part of the simulation. Prior to running the simulation, the UniSim models for the encoder and decoder must be generated as well as the AWGN module.
 Downloaders recently: [More information of uploader jingyi419]
 To Search: awgn
File list (Check if you may need any files):
hwitl_sim
.........\bit_counter.vhd
.........\bpsk.m
.........\clk_counter.vhd
.........\clockgen.vhd
.........\ctc_ber.vhd
.........\ctc_ber_shell.vhd
.........\ctc_ber_shell_config.m
.........\data_counter.vhd
.........\enc_strobe.vhd
.........\err_counter.vhd
.........\generate_ber.m
.........\generate_TCC16eBer.m
.........\getedit.m
.........\getpopup.m
.........\partoser.vhd
.........\puncture_gen.vhd
.........\quantize.vhd
.........\RAMB16_S4096X4.vhd
.........\RAMB16_S8192X2.vhd
.........\RAMB16_S8192Xd.vhd
.........\reset_counter.vhd
.........\rloc_package.vhd
.........\sertopar.vhd
.........\TCC16eBerDemo.fig
.........\TCC16eBerDemo.m
.........\tcc16e_ber_shell.vhd
.........\tcc16e_ber_test.mdl
.........\tcc16e_ber_test_ml506.mdl
    

CodeBus www.codebus.net