Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Full_adder Download
 Description: A learning to use a small program, mainly used with the VHDL simulation of a full-adder code! You can download the modified Yu Fang Xie
 Downloaders recently: [More information of uploader xiatian6251]
 To Search:
  • [no_5] - failed to translate
File list (Check if you may need any files):
Full_adder
..........\Full_adder.adf
..........\Full_adder.LIB
..........\full_adder.mgf
..........\Generic
..........\.......\contents.lib~
..........\.......\Full_adder.erf
..........\.......\Full_adder.wsp
..........\.......\Generic.cfg
..........\.......\sources.sth
..........\.......\wave.dat
..........\log
..........\...\compile.log
..........\...\console.log
..........\...\find.log
..........\...\simulation.log
..........\Script1.bas
..........\src
..........\...\And2.vhd
..........\...\component_1.VHD
..........\...\component_2.VHD
..........\...\component_3.VHD
..........\...\Full_adder.bak
..........\...\Full_adder.VHD
..........\...\Half_adder.bak
..........\...\Half_adder.VHD
..........\...\Or2.bak
..........\...\Or2.vhd
..........\...\TestBench
..........\...\.........\full_adder_TB.bak
..........\...\.........\full_adder_TB.vhd
..........\...\.........\full_adder_TB_runtest.do
..........\...\Text
..........\...\Text.bak
..........\...\Waveform.awf
..........\...\Waveform2.awf
..........\...\Xor2.vhd
    

CodeBus www.codebus.net