Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: up_down_counter Download
 Description: 32 bit up/down counter with count enable based on altera fpga
 Downloaders recently: [More information of uploader abu_faisul]
 To Search:
  • [FPGA] - 24 seconds countdown designed for profes
  • [f_divider] - 16-bit frequency divider (32 MHz,16,8,..
File list (Check if you may need any files):
up_down_counter
...............\cmp_state.ini
...............\cnt.rbf
...............\cnt.rbf.rbf
...............\db
...............\..\add_sub_0bh.tdf
...............\..\add_sub_2bh.tdf
...............\..\add_sub_4bh.tdf
...............\..\add_sub_hch.tdf
...............\..\add_sub_ich.tdf
...............\..\add_sub_jch.tdf
...............\..\add_sub_vah.tdf
...............\..\mux_55c.tdf
...............\..\mux_g3c.tdf
...............\..\mux_l3c.tdf
...............\..\up_down_counter-sim.vwf
...............\..\up_down_counter.asm.qmsg
...............\..\up_down_counter.cmp.cdb
...............\..\up_down_counter.cmp.ddb
...............\..\up_down_counter.cmp.hdb
...............\..\up_down_counter.cmp.rdb
...............\..\up_down_counter.cmp.tdb
...............\..\up_down_counter.csf.qmsg
...............\..\up_down_counter.db_info
...............\..\up_down_counter.fit.qmsg
...............\..\up_down_counter.fnsim.hdb
...............\..\up_down_counter.hif
...............\..\up_down_counter.map.cdb
...............\..\up_down_counter.map.hdb
...............\..\up_down_counter.map.qmsg
...............\..\up_down_counter.pre_map.hdb
...............\..\up_down_counter.project.hdb
...............\..\up_down_counter.rtlv.hdb
...............\..\up_down_counter.rtlv_sg.cdb
...............\..\up_down_counter.rtlv_sg_swap.cdb
...............\..\up_down_counter.sgdiff.cdb
...............\..\up_down_counter.sgdiff.hdb
...............\..\up_down_counter.sim.hdb
...............\..\up_down_counter.sim.qmsg
...............\..\up_down_counter.sim.rdb
...............\..\up_down_counter.tan.qmsg
...............\..\up_down_counter.up_down_counter.sld_design_entry.sci
...............\..\up_down_counter_cmp.qrpt
...............\..\up_down_counter_hier_info
...............\..\up_down_counter_sim.qrpt
...............\..\up_down_counter_syn_hier_info
...............\f_div.rbf
...............\processor.ptf
...............\processor.ptf.bak
...............\processor.vhd
...............\sim.cfg
...............\sopc_builder_debug_log.txt
...............\up_down_counter.asm.rpt
...............\up_down_counter.done
...............\up_down_counter.fit.eqn
...............\up_down_counter.fit.rpt
...............\up_down_counter.flow.rpt
...............\up_down_counter.map.eqn
...............\up_down_counter.map.rpt
...............\up_down_counter.pin
...............\up_down_counter.pof
...............\up_down_counter.qpf
...............\up_down_counter.qsf
...............\up_down_counter.qws
...............\up_down_counter.sim.rpt
...............\up_down_counter.sof
...............\up_down_counter.tan.rpt
...............\up_down_counter.tan.summary
...............\up_down_counter.vhd
...............\up_down_counter.vwf
    

CodeBus www.codebus.net