Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: QIMO Download
 Description: Verilog prepared arbitrary waveform generator, with a top-level document, the output waveform
 Downloaders recently: [More information of uploader wagwyyy]
 To Search: Verilog Generator
  • [FPGA+DSS+UART] - Using FPGA to achieve arbitrary waveform
  • [mydesign] - Graduates to do their own design, arbitr
  • [wave_generater] - Realize four kinds of common sine wave,
  • [dds_drive.c] - DDS generator NIOS. C files, NIOSII can
  • [fcsr] - Pseudo-random sequence generator- on beh
  • [VHDLtraffic] - language vhdl traffic light procedures,
  • [1] - Multi-function waveform generator square
  • [sWave] - Sine wave, Verilog waveform generator, a
  • [dual_ram] - FPGA and dual-port RAM of the DDS Arbitr
  • [LFSR] - verilog to achieve 8-order pseudo-random
File list (Check if you may need any files):
QIMO




....\DIV
....\...\db
....\...\..\DIV.asm.qmsg
....\...\..\DIV.asm_labs.ddb
....\...\..\DIV.cbx.xml
....\...\..\DIV.cmp.bpm
....\...\..\DIV.cmp.cdb
....\...\..\DIV.cmp.ecobp
....\...\..\DIV.cmp.hdb
....\...\..\DIV.cmp.kpt
....\...\..\DIV.cmp.logdb
....\...\..\DIV.cmp.rdb
....\...\..\DIV.cmp.tdb
....\...\..\DIV.cmp0.ddb
....\...\..\DIV.cmp2.ddb
....\...\..\DIV.cmp_merge.kpt
....\...\..\DIV.db_info
....\...\..\DIV.eco.cdb
....\...\..\DIV.eds_overflow
....\...\..\DIV.fit.qmsg
....\...\..\DIV.hier_info
....\...\..\DIV.hif
....\...\..\DIV.map.bpm
....\...\..\DIV.map.cdb
....\...\..\DIV.map.ecobp
....\...\..\DIV.map.hdb
....\...\..\DIV.map.kpt
....\...\..\DIV.map.logdb
....\...\..\DIV.map.qmsg
....\...\..\DIV.map_bb.cdb
....\...\..\DIV.map_bb.hdb
....\...\..\DIV.map_bb.hdbx
....\...\..\DIV.map_bb.logdb
....\...\..\DIV.pre_map.cdb
....\...\..\DIV.pre_map.hdb
....\...\..\DIV.psp
....\...\..\DIV.rtlv.hdb
....\...\..\DIV.rtlv_sg.cdb
....\...\..\DIV.rtlv_sg_swap.cdb
....\...\..\DIV.sgdiff.cdb
....\...\..\DIV.sgdiff.hdb
....\...\..\DIV.sim.cvwf
....\...\..\DIV.sim.hdb
....\...\..\DIV.sim.qmsg
....\...\..\DIV.sim.rdb
....\...\..\DIV.sld_design_entry.sci
....\...\..\DIV.sld_design_entry_dsc.sci
....\...\..\DIV.syn_hier_info
....\...\..\DIV.tan.qmsg
....\...\..\DIV.tis_db_list.ddb
....\...\..\DIV.tmw_info
....\...\..\prev_cmp_DIV.qmsg
....\...\..\prev_cmp_DIV.sim.qmsg
....\...\..\wed.wsf
....\...\DIV.asm.rpt
....\...\DIV.bsf
....\...\DIV.done
....\...\DIV.fit.rpt
....\...\DIV.fit.smsg
....\...\DIV.fit.summary
....\...\DIV.flow.rpt
....\...\DIV.map.rpt
....\...\DIV.map.summary
....\...\DIV.pin
....\...\DIV.pof
....\...\DIV.qpf
....\...\DIV.qsf
....\...\DIV.qws
....\...\DIV.sim.rpt
....\...\DIV.sof
....\...\DIV.tan.rpt
....\...\DIV.tan.summary
....\...\DIV.vhd
....\...\DIV.vwf
....\...\incremental_db
....\...\..............\compiled_partitions
....\...\..............\...................\DIV.root_partition.cmp.atm
....\...\..............\...................\DIV.root_partition.cmp.dfp
....\...\..............\...................\DIV.root_partition.cmp.hdbx
....\...\..............\...................\DIV.root_partition.cmp.kpt
....\...\..............\...................\DIV.root_partition.cmp.logdb
....\...\..............\...................\DIV.root_partition.cmp.rcf
....\...\..............\...................\DIV.root_partition.map.atm
....\...\..............\...................\DIV.root_partition.map.dpi
....\...\..............\...................\DIV.root_partition.map.hdbx
....\...\..............\...................\DIV.root_partition.map.kpt
....\...\..............\README
....\FB
....\..\db
....\..\..\FB.asm.qmsg
....\..\..\FB.asm_labs.ddb
....\..\..\FB.cbx.xml
....\..\..\FB.cmp.bpm
....\..\..\FB.cmp.cdb
....\..\..\FB.cmp.ecobp
    

CodeBus www.codebus.net