Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: led Download
 Description: Serial control and communications led (the use of VHDL hardware description language, through the development of Altera QuartusII)
 Downloaders recently: [More information of uploader liulei.mvp]
 To Search: vhdl spi altera
  • [16550] - UART16550 compatible serial communicatio
  • [pinlvji_5] - Verilog language used to achieve the fiv
File list (Check if you may need any files):
scon
....\db
....\..\scon.asm.qmsg
....\..\scon.asm_labs.ddb
....\..\scon.cbx.xml
....\..\scon.cmp.cdb
....\..\scon.cmp.hdb
....\..\scon.cmp.rdb
....\..\scon.cmp.tdb
....\..\scon.cmp0.ddb
....\..\scon.dbp
....\..\scon.db_info
....\..\scon.eco.cdb
....\..\scon.fit.qmsg
....\..\scon.hier_info
....\..\scon.hif
....\..\scon.map.cdb
....\..\scon.map.hdb
....\..\scon.map.qmsg
....\..\scon.pre_map.cdb
....\..\scon.pre_map.hdb
....\..\scon.psp
....\..\scon.rtlv.hdb
....\..\scon.rtlv_sg.cdb
....\..\scon.rtlv_sg_swap.cdb
....\..\scon.sgdiff.cdb
....\..\scon.sgdiff.hdb
....\..\scon.signalprobe.cdb
....\..\scon.sld_design_entry.sci
....\..\scon.sld_design_entry_dsc.sci
....\..\scon.syn_hier_info
....\..\scon.tan.qmsg
....\scon.asm.rpt
....\scon.done
....\scon.fit.eqn
....\scon.fit.rpt
....\scon.fit.summary
....\scon.fld
....\scon.flow.rpt
....\scon.map.eqn
....\scon.map.rpt
....\scon.map.summary
....\scon.pin
....\scon.pof
....\scon.qpf
....\scon.qsf
....\scon.qws
....\scon.tan.rpt
....\scon.vhd
    

CodeBus www.codebus.net