Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: MB Download
 Description: vhdl stopwatch program, from the book to see examples of the test can be, it is worth learning.
 Downloaders recently: [More information of uploader zhang_shy]
 To Search:
  • [wtut_vhd] - On the stopwatch design, in great detail
  • [stopwatch] - VHDL language design stopwatch, timer fu
  • [stop_watch] - The use of state machine to achieve the
File list (Check if you may need any files):
MB
..\choose_decoder.vhd
..\clk_div.vhd
..\clk_div10.vhd
..\clk_div4.vhd
..\contrl.vhd
..\control.vhd
..\count3.vhd
..\count4.vhd
..\count6.vhd
..\count8.vhd
..\cout10.vhd
..\db
..\..\stopwatch.asm.qmsg
..\..\stopwatch.cbx.xml
..\..\stopwatch.cmp.cdb
..\..\stopwatch.cmp.hdb
..\..\stopwatch.cmp.logdb
..\..\stopwatch.cmp.rdb
..\..\stopwatch.cmp.tdb
..\..\stopwatch.cmp0.ddb
..\..\stopwatch.dbp
..\..\stopwatch.db_info
..\..\stopwatch.eco.cdb
..\..\stopwatch.fit.qmsg
..\..\stopwatch.hier_info
..\..\stopwatch.hif
..\..\stopwatch.map.cdb
..\..\stopwatch.map.hdb
..\..\stopwatch.map.logdb
..\..\stopwatch.map.qmsg
..\..\stopwatch.pre_map.cdb
..\..\stopwatch.pre_map.hdb
..\..\stopwatch.psp
..\..\stopwatch.pss
..\..\stopwatch.rtlv.hdb
..\..\stopwatch.rtlv_sg.cdb
..\..\stopwatch.rtlv_sg_swap.cdb
..\..\stopwatch.sgdiff.cdb
..\..\stopwatch.sgdiff.hdb
..\..\stopwatch.sld_design_entry.sci
..\..\stopwatch.sld_design_entry_dsc.sci
..\..\stopwatch.syn_hier_info
..\..\stopwatch.tan.qmsg
..\display.vhd
..\keyin.vhd
..\seg7.vhd
..\stopwatch.asm.rpt
..\stopwatch.cdf
..\stopwatch.done
..\stopwatch.dpf
..\stopwatch.fit.rpt
..\stopwatch.fit.summary
..\stopwatch.flow.rpt
..\stopwatch.map.rpt
..\stopwatch.map.summary
..\stopwatch.pin
..\stopwatch.pof
..\stopwatch.qpf
..\stopwatch.qsf
..\stopwatch.qws
..\stopwatch.sof
..\stopwatch.tan.rpt
..\stopwatch.tan.summary
..\stopwatch.vhd
..\time_choose.vhd
..\time_counter.vhd
    

CodeBus www.codebus.net