phase-locked Mainly on the loop filter design and - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Embeded-SCM Develop

VHDL-FPGA-Verilog

Title: phase-locked

Category:
VHDL-FPGA-Verilog
Tags:
[PDF]
File Size:
1.47mb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
chenwei_11111111

Description: Mainly on the phase-locked loop filter design and calculation, very classic

Downloaders recently: [More information of uploader chenwei_11111111]

To Search:

[secondloopPLLdesignparameters.Rar] - for carrier recovery PLL parameters usef
[ATMEL_PLL_LFT_Filter_CALCULATOR_AT91_2v1] - Excel spreadsheet allowing calculation o
[GPS_princle] - This is a very good GPS courseware for l
[pll-matlab-] - Communications- phase-locked loop princi
[FPGA_bit_clock_data_recovery] - New FPGA-based data bit sync clock extra
[ADF4118] - //Frequency-selective principle of frequ
[dds] - Dds realize functions, using Quartus sof

File list (Check if you may need any files):

phase-locked.pdf

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.