Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: clock Download
 Description: Can be time-conditioning, 12, 24 hours conversion, time, alarm clock
 Downloaders recently: [More information of uploader wangm140]
 To Search:
  • [shizhong] - Then the classic 8051 single-chip clock
  • [EDA] - EDA digital clock, design documents, tes
  • [shuzizhong] - 1. Normal travel time, according to the
  • [shizhong] - The VHDL source code digital clock, you
File list (Check if you may need any files):
shiyan10
........\act.vhd
........\any_even.vhd
........\cmp_state.ini
........\db
........\..\add_sub_qch.tdf
........\..\watch.asm.qmsg
........\..\watch.cmp.cdb
........\..\watch.cmp.ddb
........\..\watch.cmp.hdb
........\..\watch.cmp.rdb
........\..\watch.cmp.tdb
........\..\watch.csf.qmsg
........\..\watch.db_info
........\..\watch.fit.qmsg
........\..\watch.hif
........\..\watch.map.cdb
........\..\watch.map.hdb
........\..\watch.map.qmsg
........\..\watch.pre_map.hdb
........\..\watch.project.hdb
........\..\watch.rtlv.hdb
........\..\watch.rtlv_sg.cdb
........\..\watch.rtlv_sg_swap.cdb
........\..\watch.sgdiff.cdb
........\..\watch.sgdiff.hdb
........\..\watch.tan.qmsg
........\..\watch.watch.sld_design_entry.sci
........\..\watch_cmp.qrpt
........\..\watch_hier_info
........\..\watch_syn_hier_info
........\minute.vhd
........\msecond.vhd
........\second.vhd
........\watch.asm.rpt
........\watch.cdf
........\watch.done
........\watch.fit.eqn
........\watch.fit.rpt
........\watch.flow.rpt
........\watch.map.eqn
........\watch.map.rpt
........\watch.pin
........\watch.pof
........\watch.qpf
........\watch.qsf
........\watch.qws
........\watch.sof
........\watch.tan.rpt
........\watch.tan.summary
........\watch.vhd
    

CodeBus www.codebus.net