Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: zhiliu_dianji Download
 Description: DC motor VHDL source code, after compilation and simulation.
 Downloaders recently: [More information of uploader hq5714]
 To Search: vhdl motor
File list (Check if you may need any files):
zhiliu_dianji
.............\comp.vhd
.............\comp.vhd.bak
.............\db
.............\..\abs_divider_1dg.tdf
.............\..\abs_divider_kbg.tdf
.............\..\abs_divider_nbg.tdf
.............\..\add_sub_15f.tdf
.............\..\add_sub_3dc.tdf
.............\..\add_sub_4dc.tdf
.............\..\add_sub_5dc.tdf
.............\..\add_sub_6dc.tdf
.............\..\add_sub_7dc.tdf
.............\..\add_sub_88h.tdf
.............\..\add_sub_8dc.tdf
.............\..\add_sub_9dc.tdf
.............\..\add_sub_adc.tdf
.............\..\add_sub_b6f.tdf
.............\..\add_sub_b8h.tdf
.............\..\add_sub_bdc.tdf
.............\..\add_sub_c8h.tdf
.............\..\add_sub_d8h.tdf
.............\..\add_sub_e6f.tdf
.............\..\add_sub_e8h.tdf
.............\..\add_sub_etg.tdf
.............\..\add_sub_f8h.tdf
.............\..\add_sub_htg.tdf
.............\..\add_sub_itg.tdf
.............\..\add_sub_jec.tdf
.............\..\add_sub_kec.tdf
.............\..\add_sub_lec.tdf
.............\..\add_sub_ltg.tdf
.............\..\add_sub_u4f.tdf
.............\..\alt_u_div_2re.tdf
.............\..\alt_u_div_8re.tdf
.............\..\alt_u_div_ste.tdf
.............\..\lpm_abs_1j9.tdf
.............\..\lpm_abs_bk9.tdf
.............\..\lpm_abs_ek9.tdf
.............\..\lpm_abs_ui9.tdf
.............\..\lpm_divide_2mo.tdf
.............\..\lpm_divide_lko.tdf
.............\..\lpm_divide_oko.tdf
.............\..\prev_cmp_zhiliu_dianji.asm.qmsg
.............\..\prev_cmp_zhiliu_dianji.fit.qmsg
.............\..\prev_cmp_zhiliu_dianji.map.qmsg
.............\..\prev_cmp_zhiliu_dianji.qmsg
.............\..\prev_cmp_zhiliu_dianji.sim.qmsg
.............\..\prev_cmp_zhiliu_dianji.tan.qmsg
.............\..\wed.wsf
.............\..\zhiliu_dianji.asm.qmsg
.............\..\zhiliu_dianji.cbx.xml
.............\..\zhiliu_dianji.cmp.bpm
.............\..\zhiliu_dianji.cmp.cdb
.............\..\zhiliu_dianji.cmp.ecobp
.............\..\zhiliu_dianji.cmp.hdb
.............\..\zhiliu_dianji.cmp.logdb
.............\..\zhiliu_dianji.cmp.rdb
.............\..\zhiliu_dianji.cmp.tdb
.............\..\zhiliu_dianji.cmp0.ddb
.............\..\zhiliu_dianji.cmp_bb.cdb
.............\..\zhiliu_dianji.cmp_bb.hdb
.............\..\zhiliu_dianji.cmp_bb.logdb
.............\..\zhiliu_dianji.cmp_bb.rcf
.............\..\zhiliu_dianji.dbp
.............\..\zhiliu_dianji.db_info
.............\..\zhiliu_dianji.eco.cdb
.............\..\zhiliu_dianji.eds_overflow
.............\..\zhiliu_dianji.fit.qmsg
.............\..\zhiliu_dianji.hier_info
.............\..\zhiliu_dianji.hif
.............\..\zhiliu_dianji.map.bpm
.............\..\zhiliu_dianji.map.cdb
.............\..\zhiliu_dianji.map.ecobp
.............\..\zhiliu_dianji.map.hdb
.............\..\zhiliu_dianji.map.logdb
.............\..\zhiliu_dianji.map.qmsg
.............\..\zhiliu_dianji.map_bb.cdb
.............\..\zhiliu_dianji.map_bb.hdb
.............\..\zhiliu_dianji.map_bb.logdb
.............\..\zhiliu_dianji.pre_map.cdb
.............\..\zhiliu_dianji.pre_map.hdb
.............\..\zhiliu_dianji.psp
.............\..\zhiliu_dianji.pss
.............\..\zhiliu_dianji.rtlv.hdb
.............\..\zhiliu_dianji.rtlv_sg.cdb
.............\..\zhiliu_dianji.rtlv_sg_swap.cdb
.............\..\zhiliu_dianji.sgdiff.cdb
.............\..\zhiliu_dianji.sgdiff.hdb
.............\..\zhiliu_dianji.sim.cvwf
.............\..\zhiliu_dianji.sim.hdb
.............\..\zhiliu_dianji.sim.qmsg
.............\..\zhiliu_dianji.sim.rdb
.............\..\zhiliu_dianji.sld_design_entry.sci
.............\..\zhiliu_dianji.sld_design_entry_dsc.sci
.............\..\zhiliu_dianji.syn_hier_info
.............\..\zhiliu_dianji.tan.qmsg
.............\..\zhiliu_dianji.tis_db_list.ddb
.............\dir_con.bsf
.............\dir_con.vhd
    

CodeBus www.codebus.net