Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: dds Download
 Description: Digital frequency synthesizer. Can generate any frequency sinusoidal signal, square-wave signal, a trapezoidal wave, etc., and can measure the frequency of the signal.
 To Search: DDS vhdl dds vhdl dds
  • [gpib] - control module source code, a reference
  • [DDS_sin] - VHDL DDS Direct Digital Frequency Synthe
  • [Hardware_Interface_Implementation_FPGA] - People's Post published the FPGA hardwar
  • [DDS1] - DDS signal generator, can produce a vari
  • [EDAdesign(3)] - The document is on a number of VHDL sour
  • [dds] - FPGA-based dual phase shifter can be arb
  • [ddfs] - Basic FPGA-DDS signal generator, can pro
  • [dds] - 基于fpga的函数发生器
  • [AD] - ad7667 high-speed acquisition procedures
  • [DDS1-2] - FPGA design using a direct digital synth
File list (Check if you may need any files):
dds
...\10jcq
...\.....\10jcq_zong.bdf
...\.....\10jcq_zong.bsf
...\10ji
...\....\10ji.bdf
...\....\10ji.bsf
...\12not
...\.....\12not.bdf
...\.....\12not.bsf
...\24x12
...\.....\24x12.bdf
...\.....\24x12.bsf
...\24x4
...\....\24x4.bdf
...\....\24x4.bsf
...\2in1.mif
...\3
...\.\3.bdf
...\.\3.bsf
...\4
...\.\4.bdf
...\.\4.bsf
...\8jcq
...\....\8jcq.bdf
...\....\8jcq.bsf
...\9or
...\...\9or.bdf
...\...\9or.bsf
...\adder.bdf
...\adder.bsf
...\adder2
...\......\adder2.bdf
...\......\adder2.bsf
...\cepin
...\.....\cepin.bdf
...\.....\cepin.bsf
...\cmp_state.ini
...\cose_rom.bsf
...\cose_rom.cmp
...\cose_rom.vhd
...\dds.bdf
...\dds_cose.mif
...\dds_rom.bsf
...\DDS_sin2.mif
...\dds_top.asm.rpt
...\dds_top.bdf
...\dds_top.cdf
...\dds_top.done
...\dds_top.fit.eqn
...\dds_top.fit.rpt
...\dds_top.fit.summary
...\dds_top.flow.rpt
...\dds_top.map.eqn
...\dds_top.map.rpt
...\dds_top.map.summary
...\dds_top.pin
...\dds_top.pof
...\dds_top.qpf
...\dds_top.qsf
...\dds_top.qws
...\dds_top.sim.rpt
...\dds_top.sof
...\dds_top.tan.rpt
...\dds_top.tan.summary
...\fangbo.mif
...\fangbo_rom.bsf
...\fangbo_rom.cmp
...\fangbo_rom.vhd
...\fre
...\...\fre.vwf
...\...\fre2.bdf
...\...\fre2.bsf
...\...\fre_input.bdf
...\...\fre_input.bsf
...\jcq
...\...\12jcq_zong.bdf
...\...\12jcq_zong.bsf
...\...\jcq.bdf
...\...\jcq.bsf
...\jcq2
...\....\jcq2.bdf
...\....\jcq2.bsf
...\juchibo.mif
...\juchibo_rom.bsf
...\juchibo_rom.cmp
...\juchibo_rom.vhd
...\kuopx
...\.....\kuopx.bdf
...\.....\kuopx.bsf
...\.....\kuopx161.bdf
...\.....\kuopx161.bsf
...\px_xianshi
...\..........\px_xianshi.bdf
...\sanjiaobo.mif
...\sanjiaobo_rom.bsf
...\sanjiaobo_rom.cmp
...\sanjiaobo_rom.vhd
...\sine.mif
...\Sine_rom.bsf
    

CodeBus www.codebus.net