Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: password_lock Download
 Description: Electronic code locks, FPGA-based design, can be set 6 password
 Downloaders recently: [More information of uploader xujinlong_54]
  • [key_prog] - easy-to-read 4* 4 keyboard and display p
  • [mimasuo2S50] - 8 password lock the realization of initi
  • [VHDL_Examples] - Examples of VHDL procedures set- electro
  • [mimasuo] - Can prevent many times the password lock
  • [trainbook] - National Undergraduate Electronic Design
  • [4bit.elock] - 4 electronic code locks, has detailed th
  • [passlock] - FPGA-based design of electronic locks, w
  • [bnb] - BNB, BNB a simple game, without adding a
  • [vhdl4] - The number of locks: 1. System has prese
  • [mydesign] - FPGA-based direct sequence spread spectr
File list (Check if you may need any files):
password_lock
.............\db
.............\..\lock.asm.qmsg
.............\..\lock.asm_labs.ddb
.............\..\lock.cbx.xml
.............\..\lock.cmp.cdb
.............\..\lock.cmp.hdb
.............\..\lock.cmp.kpt
.............\..\lock.cmp.logdb
.............\..\lock.cmp.rdb
.............\..\lock.cmp.tdb
.............\..\lock.cmp0.ddb
.............\..\lock.dbp
.............\..\lock.db_info
.............\..\lock.eco.cdb
.............\..\lock.fit.qmsg
.............\..\lock.hier_info
.............\..\lock.hif
.............\..\lock.map.cdb
.............\..\lock.map.hdb
.............\..\lock.map.logdb
.............\..\lock.map.qmsg
.............\..\lock.pre_map.cdb
.............\..\lock.pre_map.hdb
.............\..\lock.psp
.............\..\lock.rtlv.hdb
.............\..\lock.rtlv_sg.cdb
.............\..\lock.rtlv_sg_swap.cdb
.............\..\lock.sgdiff.cdb
.............\..\lock.sgdiff.hdb
.............\..\lock.signalprobe.cdb
.............\..\lock.sld_design_entry.sci
.............\..\lock.sld_design_entry_dsc.sci
.............\..\lock.syn_hier_info
.............\..\lock.tan.qmsg
.............\decoder_display
.............\...............\db
.............\...............\..\decoder_display.asm.qmsg
.............\...............\..\decoder_display.asm_labs.ddb
.............\...............\..\decoder_display.cbx.xml
.............\...............\..\decoder_display.cmp.cdb
.............\...............\..\decoder_display.cmp.hdb
.............\...............\..\decoder_display.cmp.kpt
.............\...............\..\decoder_display.cmp.logdb
.............\...............\..\decoder_display.cmp.rdb
.............\...............\..\decoder_display.cmp.tdb
.............\...............\..\decoder_display.cmp0.ddb
.............\...............\..\decoder_display.dbp
.............\...............\..\decoder_display.db_info
.............\...............\..\decoder_display.eco.cdb
.............\...............\..\decoder_display.eds_overflow
.............\...............\..\decoder_display.fit.qmsg
.............\...............\..\decoder_display.hier_info
.............\...............\..\decoder_display.hif
.............\...............\..\decoder_display.map.cdb
.............\...............\..\decoder_display.map.hdb
.............\...............\..\decoder_display.map.logdb
.............\...............\..\decoder_display.map.qmsg
.............\...............\..\decoder_display.pre_map.cdb
.............\...............\..\decoder_display.pre_map.hdb
.............\...............\..\decoder_display.psp
.............\...............\..\decoder_display.rtlv.hdb
.............\...............\..\decoder_display.rtlv_sg.cdb
.............\...............\..\decoder_display.rtlv_sg_swap.cdb
.............\...............\..\decoder_display.sgdiff.cdb
.............\...............\..\decoder_display.sgdiff.hdb
.............\...............\..\decoder_display.signalprobe.cdb
.............\...............\..\decoder_display.sim.hdb
.............\...............\..\decoder_display.sim.qmsg
.............\...............\..\decoder_display.sim.rdb
.............\...............\..\decoder_display.sim.vwf
.............\...............\..\decoder_display.sld_design_entry.sci
.............\...............\..\decoder_display.sld_design_entry_dsc.sci
.............\...............\..\decoder_display.syn_hier_info
.............\...............\..\decoder_display.tan.qmsg
.............\...............\..\wed.zsf
.............\...............\decoder_display.asm.rpt
.............\...............\decoder_display.bsf
.............\...............\decoder_display.done
.............\...............\decoder_display.fit.rpt
.............\...............\decoder_display.fit.smsg
.............\...............\decoder_display.fit.summary
.............\...............\decoder_display.flow.rpt
.............\...............\decoder_display.map.rpt
.............\...............\decoder_display.map.summary
.............\...............\decoder_display.pin
.............\...............\decoder_display.pof
.............\...............\decoder_display.qpf
........

CodeBus www.codebus.net