Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: usb_jtag Download
 Description: FPGA, CPLD chip usb data download lines, download speed is the parallel port of the five, with a schematic diagram of procedures in
 Downloaders recently: [More information of uploader lijuguang]
File list (Check if you may need any files):
copying.txt
device
......\c51
......\...\dscr.a51
......\...\eeprom.c
......\...\eeprom.h
......\...\fx2
......\...\...\delay.c
......\...\...\delay.h
......\...\...\fx2regs.h
......\...\...\fx2utils.c
......\...\...\fx2utils.h
......\...\...\i2c.c
......\...\...\i2c.h
......\...\...\isr.c
......\...\...\isr.h
......\...\...\Makefile
......\...\...\syncdelay.h
......\...\...\timer.c
......\...\...\timer.h
......\...\...\usb_common.c
......\...\...\usb_common.h
......\...\...\usb_descriptors.h
......\...\...\usb_requests.h
......\...\hardware.h
......\...\hw_basic.c
......\...\hw_xpcu_i.c
......\...\hw_xpcu_x.c
......\...\Makefile
......\...\readme.txt
......\...\startup.a51
......\...\usbjtag.c
......\...\vectors.a51
......\cpld
......\....\epm7064.qpf
......\....\epm7064.qsf
......\....\jtag_logic.vhd
......\....\readme.txt
......\fx2.old
......\.......\dscr.a51
......\.......\eeprom.c
......\.......\fw.c
......\.......\readme.txt
......\.......\shift.a51
......\.......\usbjtag.c
......\.......\usbjtag.Opt
......\.......\usbjtag.Uv2
host
....\devtest
....\.......\devtest.c
....\.......\Makefile
....\eecksum
....\.......\eecksum.c
....\.......\Makefile
....\openocd
....\.......\openocd.cfg
....\.......\readme.txt
....\.......\read_idcode
....\.......\usb_jtag.patch
....\openwince
....\.........\readme.txt
....\.........\usb_jtag.patch
readme.txt
USB_Blaster_modify.pdf
usb_blaster_original.pdf
    

CodeBus www.codebus.net