Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: top_2 Download
 Description: Based on the attendance CPLD design, a few team names with three-dimensional storage
 Downloaders recently: [More information of uploader lijinlong9933]
 To Search:
File list (Check if you may need any files):
top_2
.....\change4_8.bsf
.....\change4_8.vhd
.....\clock.vhd
.....\clockdiv.vhd
.....\clockdiv4.vhd
.....\clockdiv6.vhd
.....\compare.vhd
.....\compare.vhd.bak
.....\count.vhd
.....\day.bsf
.....\day.vhd
.....\db
.....\..\prev_cmp_top_2.asm.qmsg
.....\..\prev_cmp_top_2.fit.qmsg
.....\..\prev_cmp_top_2.map.qmsg
.....\..\prev_cmp_top_2.qmsg
.....\..\prev_cmp_top_2.tan.qmsg
.....\..\top_2.asm.qmsg
.....\..\top_2.asm_labs.ddb
.....\..\top_2.cbx.xml
.....\..\top_2.cmp.cdb
.....\..\top_2.cmp.hdb
.....\..\top_2.cmp.logdb
.....\..\top_2.cmp.rdb
.....\..\top_2.cmp.tdb
.....\..\top_2.cmp0.ddb
.....\..\top_2.dbp
.....\..\top_2.db_info
.....\..\top_2.eco.cdb
.....\..\top_2.fit.qmsg
.....\..\top_2.hier_info
.....\..\top_2.hif
.....\..\top_2.map.cdb
.....\..\top_2.map.hdb
.....\..\top_2.map.logdb
.....\..\top_2.map.qmsg
.....\..\top_2.pre_map.cdb
.....\..\top_2.pre_map.hdb
.....\..\top_2.psp
.....\..\top_2.pss
.....\..\top_2.rtlv.hdb
.....\..\top_2.rtlv_sg.cdb
.....\..\top_2.rtlv_sg_swap.cdb
.....\..\top_2.sgdiff.cdb
.....\..\top_2.sgdiff.hdb
.....\..\top_2.signalprobe.cdb
.....\..\top_2.sld_design_entry.sci
.....\..\top_2.sld_design_entry_dsc.sci
.....\..\top_2.smp_dump.txt
.....\..\top_2.syn_hier_info
.....\..\top_2.tan.qmsg
.....\..\top_2.tis_db_list.ddb
.....\dealing.bsf
.....\dealing.vhd
.....\divide_clock.bsf
.....\divide_clock.vhd
.....\divide_clock_1.vhd
.....\fangdou
.....\.......\db
.....\.......\..\fangdou.asm.qmsg
.....\.......\..\fangdou.asm_labs.ddb
.....\.......\..\fangdou.cbx.xml
.....\.......\..\fangdou.cmp.cdb
.....\.......\..\fangdou.cmp.hdb
.....\.......\..\fangdou.cmp.logdb
.....\.......\..\fangdou.cmp.rdb
.....\.......\..\fangdou.cmp.tdb
.....\.......\..\fangdou.cmp0.ddb
.....\.......\..\fangdou.dbp
.....\.......\..\fangdou.db_info
.....\.......\..\fangdou.eco.cdb
.....\.......\..\fangdou.fit.qmsg
.....\.......\..\fangdou.hier_info
.....\.......\..\fangdou.hif
.....\.......\..\fangdou.map.cdb
.....\.......\..\fangdou.map.hdb
.....\.......\..\fangdou.map.logdb
.....\.......\..\fangdou.map.qmsg
.....\.......\..\fangdou.pre_map.cdb
.....\.......\..\fangdou.pre_map.hdb
.....\.......\..\fangdou.psp
.....\.......\..\fangdou.pss
.....\.......\..\fangdou.rtlv.hdb
.....\.......\..\fangdou.rtlv_sg.cdb
.....\.......\..\fangdou.rtlv_sg_swap.cdb
.....\.......\..\fangdou.sgdiff.cdb
.....\.......\..\fangdou.sgdiff.hdb
.....\.......\..\fangdou.signalprobe.cdb
.....\.......\..\fangdou.sld_design_entry.sci
.....\.......\..\fangdou.sld_design_entry_dsc.sci
.....\.......\..\fangdou.syn_hier_info
.....\.......\..\fangdou.tan.qmsg
.....\.......\..\fangdou.tis_db_list.ddb
.....\.......\..\prev_cmp_fangdou.asm.qmsg
.....\.......\..\prev_cmp_fangdou.fit.qmsg
.....\.......\..\prev_cmp_fangdou.map.qmsg
.....\.......\..\prev_cmp_fangdou.tan.qmsg
.....\.......\divide_clock_1
.....\.......\..............\db
    

CodeBus www.codebus.net