Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Timer Download
 Description: verilog language to achieve ep2c5 timer, quartus 2 Simulation
 Downloaders recently: [More information of uploader lzd88_2]
  • [arm-timer] - an ARM7 timers procedures, the procedure
  • [Serial_CRC] - CRC checksum method of serial realize, v
  • [BaseGate] - ep2c5 the realization of logic gates ver
  • [sWave] - Sine wave, Verilog waveform generator, a
  • [lcd_16207] - Sopc ep2c5 development board based on li
File list (Check if you may need any files):
Timer
.....\Timer
.....\.....\db
.....\.....\..\prev_cmp_Timer.asm.qmsg
.....\.....\..\prev_cmp_Timer.fit.qmsg
.....\.....\..\prev_cmp_Timer.map.qmsg
.....\.....\..\prev_cmp_Timer.qmsg
.....\.....\..\prev_cmp_Timer.tan.qmsg
.....\.....\..\Timer.asm.qmsg
.....\.....\..\Timer.asm_labs.ddb
.....\.....\..\Timer.cbx.xml
.....\.....\..\Timer.cmp.bpm
.....\.....\..\Timer.cmp.cdb
.....\.....\..\Timer.cmp.ecobp
.....\.....\..\Timer.cmp.hdb
.....\.....\..\Timer.cmp.logdb
.....\.....\..\Timer.cmp.rdb
.....\.....\..\Timer.cmp.tdb
.....\.....\..\Timer.cmp0.ddb
.....\.....\..\Timer.cmp2.ddb
.....\.....\..\Timer.db_info
.....\.....\..\Timer.eco.cdb
.....\.....\..\Timer.fit.qmsg
.....\.....\..\Timer.hier_info
.....\.....\..\Timer.hif
.....\.....\..\Timer.map.bpm
.....\.....\..\Timer.map.cdb
.....\.....\..\Timer.map.ecobp
.....\.....\..\Timer.map.hdb
.....\.....\..\Timer.map.logdb
.....\.....\..\Timer.map.qmsg
.....\.....\..\Timer.map_bb.cdb
.....\.....\..\Timer.map_bb.hdb
.....\.....\..\Timer.map_bb.hdbx
.....\.....\..\Timer.map_bb.logdb
.....\.....\..\Timer.pre_map.cdb
.....\.....\..\Timer.pre_map.hdb
.....\.....\..\Timer.psp
.....\.....\..\Timer.root_partition.cmp.atm
.....\.....\..\Timer.root_partition.cmp.dfp
.....\.....\..\Timer.root_partition.cmp.hdbx
.....\.....\..\Timer.root_partition.cmp.logdb
.....\.....\..\Timer.root_partition.cmp.rcf
.....\.....\..\Timer.root_partition.map.atm
.....\.....\..\Timer.root_partition.map.hdbx
.....\.....\..\Timer.root_partition.map.info
.....\.....\..\Timer.rtlv.hdb
.....\.....\..\Timer.rtlv_sg.cdb
.....\.....\..\Timer.rtlv_sg_swap.cdb
.....\.....\..\Timer.sgdiff.cdb
.....\.....\..\Timer.sgdiff.hdb
.....\.....\..\Timer.signalprobe.cdb
.....\.....\..\Timer.sld_design_entry.sci
.....\.....\..\Timer.sld_design_entry_dsc.sci
.....\.....\..\Timer.syn_hier_info
.....\.....\..\Timer.tan.qmsg
.....\.....\..\Timer.tis_db_list.ddb
.....\.....\Timer.asm.rpt
.....\.....\Timer.done
.....\.....\Timer.dpf
.....\.....\Timer.fit.rpt
.....\.....\Timer.fit.smsg
.....\.....\Timer.fit.summary
.....\.....\Timer.flow.rpt
.....\.....\Timer.map.rpt
.....\.....\Timer.map.summary
.....\.....\Timer.pin
.....\.....\Timer.pof
.....\.....\Timer.qpf
.....\.....\Timer.qsf
.....\.....\Timer.sof
.....\.....\Timer.tan.rpt
.....\.....\Timer.tan.summary
.....\.....\Timer.v
.....\.....\Timer_Cout.v
.....\.....\Timer_Disp.v
.....\数字钟.pdf
    

CodeBus www.codebus.net