Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: decode Download
 Description: VHDL language based on the cycle of the program code encoder to a (15,6) cyclic code as an example
 Downloaders recently: [More information of uploader zh19861109]
 To Search:
  • [hammingcoding] - channel coding linear block code hamming
  • [bianma] - Writing of the use of cyclic codes QUART
  • [bianma] - VHDL-based design at quarters2 on the cy
  • [javamianshi] - java
  • [SimpleAnimationHLSL] - checking your files. If you do not want
  • [1] - Cyclic code error correction decoder, ea
  • [myprojects] - Synchronous digital multiplex design and
  • [sim] - Common cyclic code encoder and (7,4) cyc
  • [CyCEncoding] - realized (7,4) cyclic encoding procedure
File list (Check if you may need any files): 
decode
......\decode.txt
......\循环码编译码方法研究.pdf

CodeBus www.codebus.net