Description: PWM control is a certain cycle, a different duty cycle square wave signal, when the duty cycle is high, higher motor speed, or lower motor speed. When the PWM waveform generated using FPGA, the FPGA internal resources only can be achieved, the figure one comparator output termination setting, the other linear incremental counter output termination. When the value of linear counter output is less than low-level settings, when the counter output is greater than high settings, so that by changing the settings can produce different duty cycle square wave signal, DC motor control to achieve the purpose of speed.
DC motor control circuit mainly by 2 parts, as shown in Figure 1:
FPGA in the PWM pulse width modulation signal generator circuit
Chiang Kai-shek FPGA/reverse direction control circuit
- [ptc] - PWM/TIMER/COUNTER VHDL IP core
- [FPGA+DSS+UART] - Using FPGA to achieve arbitrary waveform
- [newlin-pwm] - VHDL source module can realize the most
- [PWM] - FPGA using VHDL language realize the PWM
- [fpga] - FPGA valuable 27 examples, including the
- [VHDLannunciator] - VHDL language used to write the DDS sign
- [pwm-c] - VHDL prepared using PWM control procedur
- [word] - Code was successfully implemented within
- [pwm-ip] - SOPC on how to add customized IP, and th
- [PWM] - Microcontroller Programming PWM waves an
File list (Check if you may need any files):
现代数字系统设计实验报告-实验4.doc
Download