VLSI_Architectures_for_ECC This thesis is devoted

Title: VLSI_Architectures_for_ECC

Category:
Development Research
Tags:
[PDF]
File Size:
1.02mb
Update:
2012-11-26
Downloads:
1 Times
Uploaded by:
micro325

Description: This thesis is devoted to several efficient VLSI architecture design issues in errorcorrecting coding, including finite field arithmetic, (Generalized) Low-Density Parity- Check (LDPC) codes, and Reed-Solomon codes.

Downloaders recently: [More information of uploader micro325]

To Search: ldpc LDPC vhdl reed solomon vhdl codes vlsi parity check vhdl VLSI_Architectures_for_ECC Solomon LDPC verilog thesis ldpc code

[LDPC] - LDPC coding for decoding Simulation. Che
[MatlabprogrammsforencodinganddecodingofLDPCcodes] - There is an example of how to use the LD
[DECODE] - Low-density parity-check code that is de
[ldpc_decoder_802_3an] - 802.3an ldpc code encoding, decoding the
[LDPC_Encoder_Verilog] - Verilog languages LDPC coding procedures
[Gallager1963LDPC] - LDPC classic paper, written in 1963, Gal
[LDPC] - Principle and Application of Code ldpcLD
[elock.verilog.pdf] - Verilog-based electronic locks thesis in
[VLSI-digital-process] - VLSI design of a good book, the use of V
[rlut] - ldpc decoder part of the checksum of the

File list (Check if you may need any files):

Efficient VLSI Architectures for Error-Correction Coding.pdf

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

About site

CodeBus www.codebus.net