Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: connect20090223 Download
 Description: FPGA read data from the FIFO and upload it to dual-port ram Medium.
 Downloaders recently: [More information of uploader zhangruiyu24]
File list (Check if you may need any files):
connect20090223
...............\actgen
...............\connect20090223.prj
...............\constraint
...............\designer
...............\........\impl1
...............\........\.....\connect.tcl
...............\........\.....\designer_genhdl.log
...............\........\.....\impl.prj_des
...............\........\.....\simulation
...............\hdl
...............\...\connect.vhd
...............\...\dpram_w.vhd
...............\...\fifo_r.vhd
...............\package
...............\phy_synthesis
...............\simulation
...............\..........\meminit.dat
...............\..........\modelsim.ini
...............\..........\modelsim.log
...............\..........\postsynth
...............\..........\.........\connect
...............\..........\.........\.......\def_arch.dat
...............\..........\.........\.......\def_arch.psm
...............\..........\.........\.......\_primary.dat
...............\..........\.........\dpram_w
...............\..........\.........\.......\def_arch.dat
...............\..........\.........\.......\def_arch.psm
...............\..........\.........\.......\_primary.dat
...............\..........\.........\fifo_r
...............\..........\.........\......\def_arch.dat
...............\..........\.........\......\def_arch.psm
...............\..........\.........\......\_primary.dat
...............\..........\.........\testbench
...............\..........\.........\.........\one.dat
...............\..........\.........\.........\one.psm
...............\..........\.........\.........\_primary.dat
...............\..........\.........\_info
...............\..........\presynth
...............\..........\........\connect
...............\..........\........\.......\one.dat
...............\..........\........\.......\one.psm
...............\..........\........\.......\_primary.dat
...............\..........\........\dpram_w
...............\..........\........\.......\one.dat
...............\..........\........\.......\one.psm
...............\..........\........\.......\_primary.dat
...............\..........\........\fifo_r
...............\..........\........\......\one.dat
...............\..........\........\......\one.psm
...............\..........\........\......\_primary.dat
...............\..........\........\testbench
...............\..........\........\.........\one.dat
...............\..........\........\.........\one.psm
...............\..........\........\.........\_primary.dat
...............\..........\........\_info
...............\..........\run.do
...............\..........\vsim.wlf
...............\stimulus
...............\........\testbench.vhd
...............\........\testbench.vhd.bak
...............\synthesis
...............\.........\.recordref
...............\.........\connect.areasrr
...............\.........\connect.edn
...............\.........\connect.sdf
...............\.........\connect.srd
...............\.........\connect.srm
...............\.........\connect.srr
...............\.........\connect.srs
...............\.........\connect.tlg
...............\.........\connect.vhd
...............\.........\connect_sdc.sdc
...............\.........\connect_syn.prj
...............\.........\cur_state.txt
...............\.........\stdout.log
...............\.........\syntmp
...............\.........\......\connect.msg
...............\.........\......\connect.plg
...............\.........\traplog.tlg
...............\viewdraw
...............\........\sch
...............\........\sym
...............\........\vf
...............\........\..\project.lst
...............\........\viewdraw.ini
...............\........\wir
...............\时序图.bmp
    

CodeBus www.codebus.net