CPLDforCCD CPLD-based optical integration time adj - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Embeded-SCM Develop

VHDL-FPGA-Verilog

Title: CPLDforCCD

Category:
VHDL-FPGA-Verilog
Tags:
[PDF]
File Size:
409kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
zhaohui

Description: CPLD-based optical integration time adjustable linear array CCD Drive Circuit Design

Downloaders recently: [More information of uploader zhaohui]

To Search: linear ccd VHDL CCD

[EPM7064] - just learning CPLD absolutely useful, Th
[CCD_output_process] - CCD output signal processing, linear arr
[CCD_adjust_circuit] - CCD output signal processing circuit for
[EP2C-SOURCE_CODE] - EP2C on some of the procedures (EX: I2C,
[DE2_SD_Card_Audio] - Based on the SD card music broadcast des
[ICX408AL7.5M] - CPLD based on the CCD driver source, I h
[AreaCCD] - picture process in line CCD，and the data
[VCDemo] - Linear CCD USB AD data acquisition card

File list (Check if you may need any files):

16-基于CPLD的光积分时间可调线阵CCD驱动电路设计.pdf

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.