Description: Development environment is the FPGA development tools, is described in VHDL delay procedures, the article also have procedures
- [delaycalculation.Rar] - 51 for a series of high-precision delay
- [UCOS_II] - μCOS_ Ⅱ embedded system design and core
- [MEALY] - State machine design, using VHDL for Mea
- [bjgm] - Four-interval frequency changes and the
- [delay] - VHDL state machine used to achieve preci
- [vhdlyanshi] - With regard to the delay in vhdl languag
File list (Check if you may need any files):
Download