Other resource List Page 9442

Other resource list

Sort by ：

« 1 2 ... .37 .38 .39 .40 .41 9442.43 .44 .45 .46 .47 ... 11388 »

SINE_SIGNAL_generator_base_on_Single_Chip_Micyoco. Downloaded：0: to SPCE061A (Single Chip Micyoco) at the core, DDS technology through the design of an arbitrary value of Step-conditioned multi-purpose signal source. The signal source in a KHz- 10MHz range stability can be adjustable
Date : 2008-10-13 Size : 508.14kb User : 陈朋
aresregular190_01292006 Downloaded：0: cf Galaxy Galaxy is a very good free P2P file-sharing software, While on the network to share and download the most popular form of BT, But BT is not immediately find seeds will be, but if the seed is too old can also do
Date : 2008-10-13 Size : 1.62mb User : 杰克逊
Ctxmenu Downloaded：0: com established application menu, the main menu for the show. Windows system for mobile use
Date : 2008-10-13 Size : 12.59kb User : rrr
IGAzijibiande Downloaded：0: own procedures for the preparation of the Matlab solve robot path planning. Welcome to the exhibitions.
Date : 2008-10-13 Size : 17.73kb User : ddr
binary2bcd Downloaded：0: This build is for developing a "binary-to- BCD "converter for use in// displaying numeral 's in base-10 so that people can read and interpre not the// numbers more readily than they could if t he numbers were displayed i
Date : 2008-10-13 Size : 41.46kb User : 陈朋
DaFilter Downloaded：0: /* This program generates the DApkg.vhd fi le that is used to define the DA* filter core and g ives its parameters and the contents of the Dis* tributed Arithmetic Look-up-table "DALUT" ac cording to the DA algorithm
Date : 2008-10-13 Size : 15.23kb User : 陈朋
DCT_vhdl Downloaded：1: IDCT-M is a medium speed 1D IDCT core-- it ca n accept a continuous stream of 12-bit input word 's at a rate of-- 1 bit/ck cycle, operating at 50MHz speed, it can process MP @ ML MPEG video-- the core is 100 % synthesiza
Date : 2008-10-13 Size : 10.48kb User : 陈朋
Shifters_vhdl Downloaded：0: -- Title : Barrel Shifter (Pure combinational)-- This VH DL design file is an open design you can redistri bute it and/or-- modify it and/or implement it a fter contacting the author-- You can check the d raft license at
Date : 2008-10-13 Size : 1.98kb User : 陈朋
cf_interleaver2 Downloaded：0: interleaver that interleaver, which contains C, VHDL, VRILOG HDL three languages to write the interleaver, including a variety of combinations to depend species, a detailed description, is a rare study of the materials a
Date : 2008-10-13 Size : 352.46kb User : 陈朋
mdct.tar Downloaded：1: This April 06 had just completed the process, from opencore.org downloaded from. Vhdl description language used, and Matlab simulation, testbench, and the Comprehensive xinlinx. The MDCT core is two dimensional discrete
Date : 2008-10-13 Size : 1.69mb User : 陈朋
fpu_v18 Downloaded：0: fpupack.vhdpre_norm_addsub.vhdaddsub_28.vhdpost_norm_addsub.vhdpre_norm_mul.vhdmul_24.vhdvcom serial_mul.vhdpost_norm_mul.vhdpre_norm_div.vhdserial_div.vhdpost_norm_div.vhdpre_norm_sqrt.vhdsqrt
Date : 2008-10-13 Size : 466.47kb User : 陈朋
System09 Downloaded：0: BurchED B5- X300 Spartan2e using XC2S300e Top level device file for 6809 compatible syste m on a chip Designed with Xilinx XC2S300e Sparta n 2 FPGA. Implemented With BurchED B5- X300 FPGA board, B5-SRAM module, B5-CF mod
Date : 2008-10-13 Size : 596.35kb User : 陈朋

« 1 2 ... .37 .38 .39 .40 .41 9442.43 .44 .45 .46 .47 ... 11388 »

Search in result