Other resource List Page 3620

Other resource list

Sort by ：

« 1 2 ... .15 .16 .17 .18 .19 3620.21 .22 .23 .24 .25 ... 11388 »

TLC7524 Downloaded：0: Functions: the sine wave generated 156.25KHz.
Date : 2008-10-13 Size : 3.96kb User : 张文辉
daima Downloaded：0: Smart car in a certain range of advance features such as back左转右转
Date : 2008-10-13 Size : 11.15kb User : 刘永青
xx Downloaded：0: With WinSNMP network management programming, some source code is mainly to achieve some functionality, based on C
Date : 2008-10-13 Size : 48.5kb User : 星宇
vhdl-core-Kopie_von_mem32_vhd Downloaded：0: VHDL module nand flash control, the FPGA to realize the direct read and write control NAND FLASH.
Date : 2008-10-13 Size : 4.08kb User : 骑士
vc_009b Downloaded：0: Microsoft Visual c ++ video data, which is very useful for learning Microsoft Visual c ++ (I think you can download some of them to see the decision).
Date : 2008-10-13 Size : 4.05mb User : liusy780626
Matrix_Calc Downloaded：0: Linear algebra and matrix computation introduction is CAD design and geometry algorithm developers with a good helper
Date : 2008-10-13 Size : 200.91kb User : 刘导
memio Downloaded：1: Latest VHDL modules to realize the control of SRAM can be directly used for ALTEAR XILLIX such as FPGA, the
Date : 2008-10-13 Size : 7.24kb User : 骑士
newlin-pwm Downloaded：0: VHDL source module can realize the most classic original PWM, which can be used for power supply and motor control
Date : 2008-10-13 Size : 1.08kb User : 骑士
new-lins-uart-all Downloaded：0: Selfless dedication, VHDL source code for the FPGA realization of the UART (serial port controller), you can realize FPGA and MCU, PC serial communication machine.
Date : 2008-10-13 Size : 6.13kb User : 骑士
fft_conv Downloaded：0: Fft realize the use of fast convolution, are useful for many cases, the use of complex template classes realize
Date : 2008-10-13 Size : 19.3kb User : 辉辉
clock Downloaded：0: 89c51 electronic clock, using 12C887 clock module and 7219LED module
Date : 2008-10-13 Size : 25.43kb User : 许蓉
kuaijintuiyinyueshizhong_VHDL Downloaded：0: The program is to simulate the clock program of the school; CLK - clock signal, RST - zero signal, set_en- school To signal, faster-- fast forward signal, slower-- quick exit signal, hour-- hour school, min-- minute scho
Date : 2008-10-13 Size : 110.29kb User : wang

« 1 2 ... .15 .16 .17 .18 .19 3620.21 .22 .23 .24 .25 ... 11388 »

Search in result