Several languages to use Verilog HDL source code (which includes the realization of filters, etc.), to want to learn this language very helpful friend!

Packet : 9927428verilog.rar filelist
第六章\第六章\da_fir.v
第六章\第六章\DA_table.v
第六章\第六章\decimation.v
第六章\第六章\differentiator.v
第六章\第六章\fast_adder4b.v
第六章\第六章\fir.v
第六章\第六章\full_adder.v
第六章\第六章\half_adder.v
第六章\第六章\integrator_par.v
第六章\第六章\interpolation.v
第六章\第六章\mul12X13.v
第六章\第六章\mul4b_addtree.v
第六章\第六章\mul4b_shiftadd_fsm.v
第六章\第六章\par_fir.v
第六章\第六章\pipe_adder8b.v
第六章\第六章\ripple_adder4b.v
第六章\第六章\ser_fir.v
第六章\第六章\sincos.v
第六章\第六章\test_par_fir.v
第六章\第六章\文件列表.txt
第六章\第六章
第六章

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．