Introduction - If you have any usage issues, please Google them yourself
Packet : 5956447i2c_sample.rar filelist
i2c Sample
i2c Sample\automake.log
i2c Sample\coregen.log
i2c Sample\coregen.prj
i2c Sample\db
i2c Sample\db\i2c_master_top.(0).cnf.cdb
i2c Sample\db\i2c_master_top.(0).cnf.hdb
i2c Sample\db\i2c_master_top.(1).cnf.cdb
i2c Sample\db\i2c_master_top.(1).cnf.hdb
i2c Sample\db\i2c_master_top.(2).cnf.cdb
i2c Sample\db\i2c_master_top.(2).cnf.hdb
i2c Sample\db\i2c_master_top.asm.qmsg
i2c Sample\db\i2c_master_top.cbx.xml
i2c Sample\db\i2c_master_top.cmp.cdb
i2c Sample\db\i2c_master_top.cmp.hdb
i2c Sample\db\i2c_master_top.cmp.logdb
i2c Sample\db\i2c_master_top.cmp.qrpt
i2c Sample\db\i2c_master_top.cmp.rdb
i2c Sample\db\i2c_master_top.cmp.tdb
i2c Sample\db\i2c_master_top.cmp0.ddb
i2c Sample\db\i2c_master_top.dbp
i2c Sample\db\i2c_master_top.db_info
i2c Sample\db\i2c_master_top.eco.cdb
i2c Sample\db\i2c_master_top.fit.qmsg
i2c Sample\db\i2c_master_top.hier_info
i2c Sample\db\i2c_master_top.hif
i2c Sample\db\i2c_master_top.map.cdb
i2c Sample\db\i2c_master_top.map.hdb
i2c Sample\db\i2c_master_top.map.logdb
i2c Sample\db\i2c_master_top.map.qmsg
i2c Sample\db\i2c_master_top.pre_map.cdb
i2c Sample\db\i2c_master_top.pre_map.hdb
i2c Sample\db\i2c_master_top.psp
i2c Sample\db\i2c_master_top.rtlv.hdb
i2c Sample\db\i2c_master_top.rtlv_sg.cdb
i2c Sample\db\i2c_master_top.rtlv_sg_swap.cdb
i2c Sample\db\i2c_master_top.sgdiff.cdb
i2c Sample\db\i2c_master_top.sgdiff.hdb
i2c Sample\db\i2c_master_top.signalprobe.cdb
i2c Sample\db\i2c_master_top.sld_design_entry.sci
i2c Sample\db\i2c_master_top.sld_design_entry_dsc.sci
i2c Sample\db\i2c_master_top.smp_dump.txt
i2c Sample\db\i2c_master_top.syn_hier_info
i2c Sample\db\i2c_master_top.tan.qmsg
i2c Sample\db\ii2cn1.cbx.xml
i2c Sample\db\ii2cn1.cmp.qrpt
i2c Sample\db\ii2cn1.cmp.rdb
i2c Sample\db\ii2cn1.db_info
i2c Sample\db\ii2cn1.eco.cdb
i2c Sample\db\ii2cn1.hif
i2c Sample\db\ii2cn1.map.hdb
i2c Sample\db\ii2cn1.map.qmsg
i2c Sample\db\ii2cn1.sld_design_entry.sci
i2c Sample\db\ii2cn1.sld_design_entry_dsc.sci
i2c Sample\I2C.dhp
i2c Sample\I2C.npl
i2c Sample\i2c_master_bit_ctrl.cmd_log
i2c Sample\i2c_master_bit_ctrl.lso
i2c Sample\i2c_master_bit_ctrl.ngc
i2c Sample\i2c_master_bit_ctrl.ngr
i2c Sample\i2c_master_bit_ctrl.prj
i2c Sample\i2c_master_bit_ctrl.stx
i2c Sample\i2c_master_bit_ctrl.syr
i2c Sample\i2c_master_bit_ctrl.v
i2c Sample\i2c_master_bit_ctrl_vhdl.prj
i2c Sample\i2c_master_byte_ctrl.cmd_log
i2c Sample\i2c_master_byte_ctrl.lso
i2c Sample\i2c_master_byte_ctrl.ngc
i2c Sample\i2c_master_byte_ctrl.ngr
i2c Sample\i2c_master_byte_ctrl.prj
i2c Sample\i2c_master_byte_ctrl.stx
i2c Sample\i2c_master_byte_ctrl.syr
i2c Sample\i2c_master_byte_ctrl.v
i2c Sample\i2c_master_byte_ctrl_vhdl.prj
i2c Sample\i2c_master_defines.v
i2c Sample\i2c_master_top.asm.rpt
i2c Sample\i2c_master_top.cmd_log
i2c Sample\i2c_master_top.done
i2c Sample\i2c_master_top.fit.eqn
i2c Sample\i2c_master_top.fit.rpt
i2c Sample\i2c_master_top.fit.summary
i2c Sample\i2c_master_top.flow.rpt
i2c Sample\i2c_master_top.lso
i2c Sample\i2c_master_top.map.eqn
i2c Sample\i2c_master_top.map.rpt
i2c Sample\i2c_master_top.map.summary
i2c Sample\i2c_master_top.ngc
i2c Sample\i2c_master_top.ngr
i2c Sample\i2c_master_top.pin
i2c Sample\i2c_master_top.pof
i2c Sample\i2c_master_top.prj
i2c Sample\i2c_master_top.qpf
i2c Sample\i2c_master_top.qsf
i2c Sample\i2c_master_top.qws
i2c Sample\i2c_master_top.sof
i2c Sample\i2c_master_top.stx
i2c Sample\i2c_master_top.syr
i2c Sample\i2c_master_top.tan.rpt
i2c Sample\i2c_master_top.tan.summary
i2c Sample\i2c_master_top.v
i2c Sample\i2c_master_top_vhdl.prj
i2c Sample\i2c_slave_model.fdo
i2c Sample\i2c_slave_model.ndo
i2c Sample\i2c_slave_model.udo
i2c Sample\i2c_slave_model.v
i2c Sample\ii2cn1.map.summary
i2c Sample\prjname.lso
i2c Sample\timescale.v
i2c Sample\transcript
i2c Sample\tst_bench_top.v
i2c Sample\wb_master_model.v
i2c Sample\work
i2c Sample\work\glbl
i2c Sample\work\glbl\verilog.asm
i2c Sample\work\glbl\_primary.dat
i2c Sample\work\glbl\_primary.vhd
i2c Sample\work\i2c_slave_model
i2c Sample\work\i2c_slave_model\verilog.asm
i2c Sample\work\i2c_slave_model\_primary.dat
i2c Sample\work\i2c_slave_model\_primary.vhd
i2c Sample\work\_info
i2c Sample\xst
i2c Sample\xst\work
i2c Sample\xst\work\hdllib.ref
i2c Sample\xst\work\vlg07
i2c Sample\xst\work\vlg07\i2c_master_bit_ctrl.bin
i2c Sample\xst\work\vlg5C
i2c Sample\xst\work\vlg5C\i2c_master_byte_ctrl.bin
i2c Sample\xst\work\vlg67
i2c Sample\xst\work\vlg67\i2c_master_top.bin
i2c Sample\__projnav
i2c Sample\__projnav\coregen.rsp
i2c Sample\__projnav\I2C.gfl
i2c Sample\__projnav\I2C_flowplus.gfl
i2c Sample\__projnav\i2c_master_bit_ctrl.xst
i2c Sample\__projnav\i2c_master_byte_ctrl.xst
i2c Sample\__projnav\i2c_master_top.xst
i2c Sample\__projnav\runXst_tcl.rsp
i2c Sample\__projnav\xst_sprjTOstx_tcl.rsp
i2c Sample\__projnav.log