CodeBus
www.codebus.net
Search
Sign in
Sign up
Hot Search :
Source
embeded
web
remote control
p2p
game
More...
Location :
Home
Documents
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Sub Category
Network Marketing
Management
E-commerce
Business guide
Business plan
Successful incentive
Human Resources
Report papers
Marketing materials
Consulting and training
Website
Software Engineering
File Format
Technology Management
Industry research
Program doc
Other
Search in result
Search
Documents list
Sort by :
«
1
2
...
.28
.29
.30
.31
.32
14233
.34
.35
.36
.37
.38
...
16924
»
asynchronous_FIFO_01to03_CHN
Downloaded:0
This is the design of better asynchronous FIFO a reference, I hope can be useful to everyone.
Date
: 2025-09-24
Size
: 533kb
User
:
王辉
sinefft
Downloaded:0
Sinusoidal signals of paintings transform FFT spectrum chart, spectrum analysis, signal to noise ratio can be calculated
Date
: 2025-09-24
Size
: 1kb
User
:
左晓伟
FPGA
Downloaded:0
FPGA to do a few video projects on paper, in the hope that everyone has to help
Date
: 2025-09-24
Size
: 540kb
User
:
hbsun
dtmf
Downloaded:0
DTMF features are introduced in detail the realization of its interaction
Date
: 2025-09-24
Size
: 412kb
User
:
steven
3G-324M
Downloaded:0
On H.324M3G-324M multimedia video interoperability agreement
Date
: 2025-09-24
Size
: 9kb
User
:
steven
H.245_ch
Downloaded:0
3G video in the H.245 protocol detailed the Chinese version, specifically on the video phone to establish the whole process.
Date
: 2025-09-24
Size
: 4.86mb
User
:
steven
SIP-C
Downloaded:0
Integrated instant messaging interface specification based on SIP-C, many related terms and abbreviations explained
Date
: 2025-09-24
Size
: 467kb
User
:
steven
03
Downloaded:0
Enterprise metadata management generation modifies enterprise metadata management to generate changes
Date
: 2025-09-24
Size
: 2kb
User
:
multi_clock_design_in_large_scale_FPGA
Downloaded:0
Realize large-scale use of FPGA design, may need to FPGA with multiple clocks to run multiple data path, the multi-clock FPGA design must be particularly careful to note the maximum clock rate, jitter, the largest number
Date
: 2025-09-24
Size
: 99kb
User
:
mayang
system_timing_theory
Downloaded:0
System Design Engineer for example, timing issues in the design is critical, especially with the clock frequency improve, leaving an effective reading and writing data transfer window is getting smaller and smaller, if i
Date
: 2025-09-24
Size
: 218kb
User
:
mayang
OPCXMLDA
Downloaded:0
Opc are areas on the XML-DA Gateway
Date
: 2025-09-24
Size
: 256kb
User
:
wo
PM
Downloaded:0
Project Management Body of Knowledge Guide A guide to the project management Body of knowledge
Date
: 2025-09-24
Size
: 1.55mb
User
:
liu zhe
«
1
2
...
.28
.29
.30
.31
.32
14233
.34
.35
.36
.37
.38
...
16924
»
CodeBus
is one of the largest source code repositories on the Internet!
Contact us :
1999-2046
CodeBus
All Rights Reserved.