Introduction - If you have any usage issues, please Google them yourself
Hardware-based fixed-point of complete costas carrier recovery loop design, FPGA reference design can be used. Including input QPSK signal, 16 times the symbol rate sampling, the initial frequency difference 2.4KHz, and the design of low-pass filter to wait. The most important thing is to have my notes, easy to fly.