VHDL-FPGA-Verilog List Page 79

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... 74 75 76 77 78 7980 81 82 83 84 ... 4310 »

random_check Downloaded：0: A message trap in a random stream, written by Verilog, is used to record the number of "1" in a message. When the packet capture device detects the sequence of "1101" appearing in the random code stream, it is recognized
Date : 2025-08-12 Size : 953kb User : wanwan000
26518282FPGA Downloaded：0: The application of ep2c20f484n has a great effect
Date : 2025-08-12 Size : 9.03mb User : (⊙﹏⊙)
CPU-Pipeline Downloaded：0: Five-stage pipeline CPU project files, including the serial port. vivado Verilog language. This CPU can do simple mathematical addition.
Date : 2025-08-12 Size : 14kb User : Si Cheng
55680576lift Downloaded：0: The intelligent control of the elevator is a good choice of graduation design
Date : 2025-08-12 Size : 282kb User : 二维星空
1 Downloaded：0: curcuit simulation in Hspice
Date : 2025-08-12 Size : 4kb User : Shayesteh
数字钟 Downloaded：0: Digital clock
Date : 2025-08-12 Size : 15kb User : 随风走
DDS的VERILOG原代码 Downloaded：0: ajhsjdhjkshfjhfsjkjksa
Date : 2025-08-12 Size : 3kb User : 骑单车追飞机
20180125_5M_01 Downloaded：0: A pseudo-random binary sequence based on verilog.
Date : 2025-08-12 Size : 4.5mb User : 沿途ing
LS165 Downloaded：0: The writing of the Verilog language of LS165 shift register
Date : 2025-08-12 Size : 361kb User : sagee
count Downloaded：0: Writing a counter in the Verilog language
Date : 2025-08-12 Size : 381kb User : sagee
LS164 Downloaded：0: Implementation of the LS164 shift register with Verilog
Date : 2025-08-12 Size : 354kb User : sagee
FPGA8 shuma Downloaded：0: Four digit tubes display eight digit numbers and roll playback
Date : 2025-08-12 Size : 763kb User : sagee

« 1 2 ... 74 75 76 77 78 7980 81 82 83 84 ... 4310 »

Search in result