VHDL-FPGA-Verilog List Page 690

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .85 .86 .87 .88 .89 690.91 .92 .93 .94 .95 ... 4310 »

divizor_fregventa Downloaded：0: contains a divider on the frequency that can be obtained at 13.5 MHz output if the input signal is applied to a 40 MHz
Date : 2025-06-28 Size : 998kb User : Mo11
Four-digital-adder-count Downloaded：0: The program to control development board counts up four digital tube, cleared 0000-9999, after overflow
Date : 2025-06-28 Size : 501kb User : 郭功勋
3-x-3-button-light-water Downloaded：0: The program control development in turn led panel lights, to the effect of light water
Date : 2025-06-28 Size : 434kb User : 郭功勋
led-and-digital-synchronous-beating Downloaded：0: verilog HDL language program, you can control led and digital synchronous beating
Date : 2025-06-28 Size : 395kb User : 郭功勋
jiaotongdeng Downloaded：0: Control crossroads traffic lights, with the fpga realize, verilog language, can achieve control of red, green and yellow in both directions left lamp.
Date : 2025-06-28 Size : 230kb User : allen
edasingene Downloaded：0: FPGA design based on sinusoidal signal generator with verilog language, adjust the frequency and period.
Date : 2025-06-28 Size : 590kb User : allen
freq Downloaded：0: FPGA-based frequency meter, using verilog language, the standard clock counted to obtain the frequency of the signal.
Date : 2025-06-28 Size : 222kb User : allen
volt Downloaded：0: FPGA-based design of digital voltmeter. ADC0809 with FPGA complete control, measure voltage, and digital tube display.
Date : 2025-06-28 Size : 144kb User : allen
local-bus Downloaded：0: FPGA-based local bus interface. Based fifo contains two programs and the general register.
Date : 2025-06-28 Size : 324kb User : wang
dds Downloaded：0: It is written in their own dds source, using a lookup table method, pro-test available.
Date : 2025-06-28 Size : 5.49mb User : xiezhuneng
Booth2-multiplier Downloaded：0: A 18bit*18bit booth2 mutiplixer
Date : 2025-06-28 Size : 15kb User : yefeng
PipeLine-GCD-DSP Downloaded：0: A pipeline sturcture GCD DAC, data width is 32bit.
Date : 2025-06-28 Size : 4kb User : yefeng

« 1 2 ... .85 .86 .87 .88 .89 690.91 .92 .93 .94 .95 ... 4310 »

Search in result