VHDL-FPGA-Verilog List Page 665

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .60 .61 .62 .63 .64 665.66 .67 .68 .69 .70 ... 4310 »

EQctrl_20b_edge Downloaded：0: verilog edge type DFE
Date : 2025-06-27 Size : 3kb User : mppiero
i2cSlave Downloaded：0: i2c communication slave module
Date : 2025-06-27 Size : 1kb User : mppiero
serialInterface Downloaded：0: verilog i2c serial interface module
Date : 2025-06-27 Size : 2kb User : mppiero
uart_fifo Downloaded：0: simulating interface of uart on the fpga
Date : 2025-06-27 Size : 178kb User : 李小娇
DC_motor Downloaded：0: A dc motor drive control code, including two modules and a top-level module, they are all the verilog code.
Date : 2025-06-27 Size : 2kb User : zhaolin
verilogiic1121 Downloaded：0: Written in verilog state machine IIC communication module, including two modules and a top-level module, they are all the verilog code.
Date : 2025-06-27 Size : 4kb User : zhaolin
VGA Downloaded：0: FPGA via VGA interface control display color bar program. Key input, you can change the bar, bars or squares.
Date : 2025-06-27 Size : 1kb User : phjiang
PS2 Downloaded：0: Original! FPGA via PS2 keyboard input, the digital display inputs.
Date : 2025-06-27 Size : 2kb User : phjiang
4_BUZZER_PWM Downloaded：0: FPGA wave PWM control buzzer output by different tones.
Date : 2025-06-27 Size : 236kb User : phjiang
src Downloaded：0: Number FPGA digital control program, the external interface is simple, the characters are given to each segment digital tube.
Date : 2025-06-27 Size : 2kb User : phjiang
ML_CTL Downloaded：0: FPGA control dot matrix display water effects.
Date : 2025-06-27 Size : 1kb User : phjiang
vhdl Downloaded：0: 8bit latch and a led code
Date : 2025-06-27 Size : 1kb User : 刘彻

« 1 2 ... .60 .61 .62 .63 .64 665.66 .67 .68 .69 .70 ... 4310 »

Search in result