VHDL-FPGA-Verilog List Page 4132

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .27 .28 .29 .30 .31 4132.33 .34 .35 .36 .37 ... 4310 »

cy7c68013fpga Downloaded：0: BulkIn is the FPGA to the CY7C68013 is BulkOut send data CY7C68013 receive data from the FPGA, you can use LED display
Date : 2025-08-13 Size : 259kb User : 简
CY7c68013_FPGA_Read_Sram Downloaded：0: Reading SRAM in the FPGA, then pass on a few CY7C68013
Date : 2025-08-13 Size : 263kb User : 简
CY7c68013_fpga_write_sram Downloaded：0: FPGA will read a few CY7C68013 write SRAM
Date : 2025-08-13 Size : 280kb User : 简
FPGA_write_sram Downloaded：0: FPGA to the SRAM write data, VHDL programming
Date : 2025-08-13 Size : 256kb User : 简
tri_state Downloaded：0: EDA port bi-directional input and output procedures to hurry up in the ah
Date : 2025-08-13 Size : 160kb User : df
DFF1 Downloaded：0: By the VHDL language using the D flip-flop is QUARTUES environment has been tested
Date : 2025-08-13 Size : 124kb User : df
PULSE Downloaded：0: By the NC VHDL language is the use of sub-frequency QUARTUES environment has been tested
Date : 2025-08-13 Size : 168kb User : df
DAC0832 Downloaded：0: By the VHDL language uses the DA0832 is QUARTUES environment has been tested
Date : 2025-08-13 Size : 169kb User : df
PIPELINE_MUL_ADD Downloaded：0: The use of two adders and two multipliers together with the parallel processing to achieve
Date : 2025-08-13 Size : 20kb User : 旻倫
Ham_Code_processor Downloaded：0: HAMMING CODE in debugging and realize the principle of correction, to achieve more rapid results, less waste of resources
Date : 2025-08-13 Size : 8kb User : 旻倫
i2c8583 Downloaded：0: 80c51f020, i2c management clock chip PCF8583,
Date : 2025-08-13 Size : 3kb User : lili
vhdl0716 Downloaded：0: ISE7.1, using VIRTEX-II chip. Adc realize data sampling, on average, channel selection, the sampling clock select, adjust data formats, including fifo, uart modules.
Date : 2025-08-13 Size : 8.04mb User : 杨奋燕

« 1 2 ... .27 .28 .29 .30 .31 4132.33 .34 .35 .36 .37 ... 4310 »

Search in result