VHDL-FPGA-Verilog List Page 361

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .56 .57 .58 .59 .60 361.62 .63 .64 .65 .66 ... 4310 »

alu1 Downloaded：0: VHDL Code for ALU
Date : 2025-06-09 Size : 177kb User : ali elgammal
digital-clock Downloaded：0: Digital clock vhdl code
Date : 2025-06-09 Size : 155kb User : ali elgammal
traffic Downloaded：0: traffic vhdl code
Date : 2025-06-09 Size : 150kb User : ali elgammal
kb Downloaded：0: Based nios II system PS2 keyboard test procedures, test PS2 keyboard and niosII kernel communication is successful. Compile and run under Quartus comes eclipes.
Date : 2025-06-09 Size : 3kb User : God_Paine
12_24clock Downloaded：0: FPGA-based design of digital calendar. Displays the date when the minutes and seconds the week, when the school can be the whole point timekeeping.
Date : 2025-06-09 Size : 150kb User : God_Paine
musicplayer Downloaded：0: FPGA music player based on. Can play three songs during playback to pause or resume playback, adjustable C and G tune tone, volume can be controlled manually switch songs.
Date : 2025-06-09 Size : 2.64mb User : God_Paine
wenduji Downloaded：0: FPGA-based design of the thermometer. Original ambient temperature measured and displayed on the seven-segment LED, selectable Fahrenheit or Celsius temperature display, temperature exceeds a preset tone alerts after ex
Date : 2025-06-09 Size : 3.8mb User : God_Paine
fft_core_test Downloaded：0: The FFT based on FPGA IP core implementation, has its source in detail, using verilog language writing, detailed content
Date : 2025-06-09 Size : 8.45mb User : 赵庆胜
24T Downloaded：0: 24 hour cycle clock design, through the quartus module to achieve a 24 hour cycle of the clock, including analog clock pulse.
Date : 2025-06-09 Size : 864kb User : 邓安华
Ripple-carry-adder Downloaded：0: Ripple carry adder using system verilog
Date : 2025-06-09 Size : 2.7mb User : naim
Sequential-Multiplier Downloaded：0: sequential multiplier using system verilog
Date : 2025-06-09 Size : 2.82mb User : naim
state_led_one Downloaded：0: Based verilog HDL state machine eight light water (a key control buttons turn left and turn right), the development environment Diamond 3.7 (64-bit) FPGA using LCMXO2-1200HC-4MG132C clock 25M development board: EEFOUCS l
Date : 2025-06-09 Size : 199kb User : 申奥迪

« 1 2 ... .56 .57 .58 .59 .60 361.62 .63 .64 .65 .66 ... 4310 »

Search in result