VHDL-FPGA-Verilog List Page 328

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .23 .24 .25 .26 .27 328.29 .30 .31 .32 .33 ... 4310 »

eetop.cn_Uvm_spi_bl_reg_tb Downloaded：0: uvm apb verification env
Date : 2025-06-08 Size : 225kb User : 杨磊
fifo Downloaded：0: FIFO is determined by the clock is synchronous or asynchronous, synchronous FIFO read and write operations are a common clock control. on the other hand. Two different frequencies or different flavor to control the clock
Date : 2025-06-08 Size : 3kb User : Isabelle Cheung
IIR Downloaded：0: IIR digital filter is a linear filter is the most common type. At a given time IIR input depending on their previous input and output values.
Date : 2025-06-08 Size : 47kb User : Isabelle Cheung
ug480_7Series_XADC Downloaded：0: xinlinx V7 chip with verliog and vhdl realization comes adc analog acquisition
Date : 2025-06-08 Size : 20kb User : wangsir
8b10b_endecode Downloaded：0: an 8b10b decoder, based on files Martin R and IBM paper
Date : 2025-06-08 Size : 9kb User : adfadf
X4_8B10B Downloaded：0: 8b 4 times the conversion rate of turn 10b encoding and decoding procedures have been verified. ALTERA official code, encoding and decoding two files
Date : 2025-06-08 Size : 4kb User : adfadf
crc Downloaded：0: CRC checksum of the source code for ethernet, ALTERA official code, verified
Date : 2025-06-08 Size : 3kb User : adfadf
verilog_uart Downloaded：0: verilog prepared uart source code, altera official code, verified
Date : 2025-06-08 Size : 4kb User : adfadf
double_addsub Downloaded：0: verilog source code and testbench double word addition and subtraction, and has been tested
Date : 2025-06-08 Size : 3kb User : adfadf
pipeline_add Downloaded：0: pipeline type accumulator verilog testbench code and documents, verified
Date : 2025-06-08 Size : 4kb User : adfadf
UD_DIVDER Downloaded：0: Customized divider verilog source code, variable frequency divider parameterized, easy to use
Date : 2025-06-08 Size : 3kb User : adfadf
gray_counter Downloaded：0: altera official Gray code counter verilog code and testbench, have been tested
Date : 2025-06-08 Size : 5kb User : adfadf

« 1 2 ... .23 .24 .25 .26 .27 328.29 .30 .31 .32 .33 ... 4310 »

Search in result