VHDL-FPGA-Verilog List Page 3250

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .45 .46 .47 .48 .49 3250.51 .52 .53 .54 .55 ... 4310 »

simple_pic Downloaded：0: A common interrupt system of the Verilog HDL description of the would like to know how to achieve the readers know, there will be of great help!
Date : 2025-07-22 Size : 436kb User : 陈永恒
irq_decoder Downloaded：0: Description of interrupt priority encoder, the output for the CPU interrupt vector read, very easy to use, if slightly modified, it can generate interrupt vector you need.
Date : 2025-07-22 Size : 219kb User : 陈永恒
FIR Downloaded：0: FIR digital filter structure, 64 bands. Verified by the Altera FPGA on the
Date : 2025-07-22 Size : 5kb User : 蓝晶
oscillograph Downloaded：0: Digital oscillograph with the written part of the VHDL source code, in the Altera FPGA on the run-pass. Directly to the analog input and output AD, DA signal can access this module.
Date : 2025-07-22 Size : 14kb User : 蓝晶
OCMJ_LCD Downloaded：0: Large liquid crystal display programs- Jinpeng 0CMJ15X20D series. Verified by the MSP430.
Date : 2025-07-22 Size : 7kb User : 蓝晶
PS2 Downloaded：0: PS2 keyboard reading program, a direct call to the function can be PS2.h. In the main function of the routine in detail. Is very easy to use
Date : 2025-07-22 Size : 3kb User : 蓝晶
frame_synchronization Downloaded：0: Detection of Barker code transmission to achieve frame synchronization
Date : 2025-07-22 Size : 432kb User : chenke
8051_verilog Downloaded：0: 8051 IP in verilog, which is verified in Altera9.0 environmen.
Date : 2025-07-22 Size : 50kb User : dylan huang
YCbCr_RGB_10bit Downloaded：0: YCbCr turn RGB module, to apply to the project. The module can be 10bitYCbCr component video converted to 12bitRGB video, need to consume multiplier.
Date : 2025-07-22 Size : 1kb User : 张曦
FINALWORK Downloaded：0: Simple signal generator can produce sine, square, triangle wave, sawtooth-cycle adjustable verilog
Date : 2025-07-22 Size : 1kb User : tank tan
crc_accelerator Downloaded：0: CRC' s Nios soft-core processing, the system uses Altera Nios IP core for CRC algorithm, algorithm running time than the conventional CRC checkout save a lot.
Date : 2025-07-22 Size : 400kb User : lijiang
game Downloaded：0: A small game in which LED(0 to 3) lights in turn. Just one LED turns on each time, and matchs the push button on our BASYS board. When LED(0 to 3) turns on, if we push the right button, then a LED(4 to 7) lights. And the
Date : 2025-07-22 Size : 1.28mb User : 大侠

« 1 2 ... .45 .46 .47 .48 .49 3250.51 .52 .53 .54 .55 ... 4310 »

Search in result