VHDL-FPGA-Verilog List Page 3038

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .33 .34 .35 .36 .37 3038.39 .40 .41 .42 .43 ... 4310 »

GPIO_UART_DIPSWITCH_LED Downloaded：0: GPIO_UART_DIPSWITCH_LED make DIPSWITCH control using the Xilinx EDK LED
Date : 2025-11-17 Size : 2.65mb User : 邪惡貓大人
songer Downloaded：0: vhdl achieve music performances, music can replace on their own, led display tone.
Date : 2025-11-17 Size : 517kb User : 周鹏
chengfa Downloaded：0: The improved multiplication algorithm, can be a sign five multiplication, just change a few numbers can be easily extended to more digits multiplication process.
Date : 2025-11-17 Size : 1kb User : UNIQUE
zhuan2_10 Downloaded：0: For FPGA/CPLD development of two binary into BCD code procedures.
Date : 2025-11-17 Size : 1kb User : UNIQUE
fenpin Downloaded：0: This program is on the external clock frequency 500000, using VHDL language.
Date : 2025-11-17 Size : 1kb User : UNIQUE
xianshi_hs Downloaded：0: Call the function with the way Yang prepared a total of 16 hexadecimal display of digital control procedures. Can be easily extended display digits.
Date : 2025-11-17 Size : 1kb User : UNIQUE
PL_auto1 Downloaded：0: Beverage vending controller (1) The system can complete cargo information storage, process control, handling coins notes, the balance of computing and display capabilities (2) The system can sell 20 kinds of goods, quant
Date : 2025-11-17 Size : 1kb User : 吴刚
sasc_latest.tar Downloaded：0: rs232 verilog port from opencores.org
Date : 2025-11-17 Size : 5kb User : vonbk
ASSIGNMENT_1 Downloaded：0: its an assignment given to us on 2 way traffic controller
Date : 2025-11-17 Size : 1kb User : kamrul_jan17
ep1c629_dds Downloaded：0: Direct Digital Frequency Synthesizer dds source code plus test code
Date : 2025-11-17 Size : 95kb User : scl
COUNT Downloaded：0: Design a maximum frequency divider 225, the 50MHz clock as input. Divider can be achieved through the counter, through a 25-bit counter, and then the last one out, then produced a maximum frequency divider 225.
Date : 2025-11-17 Size : 2kb User : tosh
lsh Downloaded：0: Verilog state machine based on the flow chart and code
Date : 2025-11-17 Size : 23kb User : lsh

« 1 2 ... .33 .34 .35 .36 .37 3038.39 .40 .41 .42 .43 ... 4310 »

Search in result